



total: 18.5+p3



ECSE HW # 6
3.3.4 1c maps
3. $F = \{ \{ \{ \{ \{ \{ \{ \{ \{ \{ \{ \{ \{ \{ \{ \{ \{ \{ $
3 - 2', nput NAND quie 1 - 35 nput NAND gate 2 (xz)' (x
[x2], [y.2], [y.2], [w.n], [w.
[a,b]+ [a',b']+ [b',c] [a,b]+ [a',b']+ [b',c] [a',b']







Code:

```
//Combining rc_adder_slice and rc_adder4 due to compiling issues
module cla_adder # (
parameter N = 8
)(
       input logic [N-1:0] a, b,
       input logic c_in,
       output logic [N-1:0] s,
       output logic c_out
);
       logic [N-1:0] p, g;
       logic [N:0] c;
       assign p = a ^ b;
       assign g = a \& b;
for(genvar i = 0; i <= N; i++) begin
if (i == 0)
       assign c[i] = c_in;
else
```

```
assign c[i] = g[i - 1] | p[i-1] & c[i-1];
end
       assign s = c ^ p;
       assign c_out = c[N];
endmodule
// Using testbenchHWLab6 name due to issues with testbench_lab3 naming errors
`timescale 1ns/10ps
module testbenchHWLab6 ();
       logic [1:0] a2, b2, s2;
       logic [7:0] a8, b8, s8;
       logic co2, co8;
//Instantiation of cla adder of 2 bits
cla_adder #(.N(2)) UUT2 (
.a(a2),
.b(b2),
.c_in(1'b0),
.s(s2),
.c_out(co2)
);
//Instantiation of cla adder of 8 bits
cla_adder #(.N(8)) UUT8 (
.a(a8),
.b(b8),
.c_in(1'b0),
.s(s8),
.c_out(co8)
);
       initial begin
               a2 = 0;
               forever
                      #10 a2++;
       end
```

```
initial begin
              a8 = 0;
              forever
                     #10 a8+=3;
       end
       initial begin
              b2 = 0;
              forever
                     #40 b2++;
       end
       initial begin
              b8 = 0;
              forever
                     #10 b8+=5;
       end
       initial
              # 160 $finish();
endmodule
```