



ColumnLayout AllColumns

100 ns

Layout Simulate

Search:

sim - Default

Instance	Design unit	Design unit type	Top Category
test_counter	test_counter	Module	DU Instance
dut	counter	Module	DU Instance
increment	counter	Function	-
#ALWAYS#...	counter	Process	-
#INITIAL#18	test_counter	Process	-
#INITIAL#24	test_counter	Process	-
#vsim_capacity#		Capacity	Statistics

Objects

Name	Type
tpd_reset_to_coun...	Para...
tpd_clk_to_count	Para...
count	xxxx...
clk	St0 Net
reset	St1 Net

Processes (Active)

Name	Type (filtered)
#ALWAYS#36	Always

C:/Users/tyler/OneDrive/Desktop/ModelSim Designs/Test/counter.v (/test\_counter/dut) - Default

```

24      carry = 1'b1;
25      /*
26       * Exit this loop when carry == zero, OR all bits processed
27       */
28      for (i = 4'b0; ((carry == 4'b1) && (i <= 7)); i = i + 4'b1)
29          begin
30
31      end
32  endfunction
33
34  always @ (posedge clk or posedge reset)
35  if (reset)
36      count = #tpd_reset_to_count 8'h00;
37  else
38      count <= #tpd_clk_to_count increment(count);
39
40
41  /*****
42   Use the following block to make the design synthesizable.
43
44   always @ (posedge clk or posedge reset)
45   if (reset)
46       count = 8'h00;
47   else
48       count <= count + 8'h01;
49   *****/
50  endmodule
51
52

```

Library sim Files

Transcript

```

VSIM 42> run -all
#      0 0 0   x
# Break in Module counter at C:/Users/tyler/OneDrive/Desktop/ModelSim Designs/Test/counter.v line 36

```

```

VSIM 43> Tyler Youk

```

Now: 5 ns Delta: 1

sim:/test\_counter/dut/#ALWAYS#36

Ln: 36 Col: 0

ColumnLayout AllColumns

sim - Default

Instance	Design unit	Design unit type	Top Category
test_counter	test_counter	Module	DU Instance
dut	counter	Module	DU Instance
increment	counter	Function	-
#ALWAYS#...	counter	Process	-
#INITIAL#18	test_counter	Process	-
#vsim_capacity#		Capacity	Statistics

Objects

Name	Value	Regi...
clk	1	Regi...
reset	0	Regi...
count	0111...	Net

Processes (Active)

Name	Type (filtered)
------	-----------------

Wave - Default

Wave	Msgs
/test_counter/clk	1
/test_counter/reset	0
/test_counter/count	01110100

Now 335130 ns  
Cursor 1 0 ns

333000 ns 334000 ns 335000 ns

Library sim Files

Transcript

```
# 335130 0 1 116  
# Break key hit  
# Simulation stop requested.  
  
VSIM 41> Tyler Youk
```

Now: 335,130 ns Delta: 2 sim:/test\_counter 332682 ns to 335259 ns