



ECSE HW # 6

ECSE
3.3.4 1c maps
3. F= Ew, x, y, z (5,6,7,10,11, 13,14,15)
72 00 01 11 12 13 + LY x] + LY x]
01 1 1 3 1 4 [w 47]
11 3 15111
102 10101
×
3
3 - Zinput NAND quie
1- 31 mpui NAINO GOIT (KZ) (KZ)
2 (NZ) (NZ) (NZ) + [Y12] 2 (NZ) (NZ) (NZ) + [Y12]
1-Do (mh),
[x2],[y.2], [
[x2]', [y.2]' , [w.5]'
4. 2 2-inpu- NOIC gates
1 3-1 por Nois yours
P=0,0+ 9,00 + 6,0 [x+4+5]
(0.5)
(a.b)   a.b + 0.01 b.c
[a·b], [a·b], [b·c], [b·c], (a·b), (a
[a'+6]-[a'+6']-[b+c')
[an her hase] [and] [and] (and)
[On next pase] [q'16] [a'16] (a'16) . [b.[a10]] [b' [a'16]]

o- (x14) (x+4+2)1 4. 2 16 2-1004 NOIZ gate x',41.21 3-input NOR GATE F= a.b + 41.61 + b'. C F= (a+16) + @ (a+6) + (b+c) (a' +6') . (a+6) . (b+c') [a'+b'] · b · [a+c'] 01000 1.0=0 1.1=1 140=1 1+1=1 use Maish J. [a+c'] Tuth ruble [a+b']', [a+c'] a F 00 0+140=1 X1412 0 0+1+1-1 x1 y12 ase maxterns 14n 001 0+010-0 X14 1+2 0 10 x + y'+2' F= (x+11+2) . (x+71+21), (x+4+2) 0+0+0=0 6 11 F- (x', 2') · (x', 2) · (x, 4,5) x'+y+z 0101020 1 00 = (a'.b.c')'. (a'.b.c)'. (a.b'.c')' 15+1X 101 0+0+1=1 x1+41+2 1+0+0=1 10 x'14'+21 1+0+0=1 1 1 1 poducins o corresponds to 01,6,0 (arblac) (a'.b.c'). (a'.b.c). (a.b.c') 0,000 0,010 (a'.b.c')+ (a'.b.c) + (o.b'.c') arb'ic' 1 (0-16,151), a.b'. C' (a'+ b+c)'





## Code:

```
//Combining rc_adder_slice and rc_adder4 due to compiling issues
module cla_adder # (
parameter N = 8
)(
       input logic [N-1:0] a, b,
       input logic c_in,
       output logic [N-1:0] s,
       output logic c_out
);
       logic [N-1:0] p, g;
       logic [N:0] c;
       assign p = a ^ b;
       assign g = a \& b;
for(genvar i = 0; i <= N; i++) begin
if (i == 0)
       assign c[i] = c_in;
else
```

```
assign c[i] = g[i - 1] | p[i-1] & c[i-1];
end
       assign s = c ^ p;
       assign c_out = c[N];
endmodule
// Using testbenchHWLab6 name due to issues with testbench_lab3 naming errors
`timescale 1ns/10ps
module testbenchHWLab6 ();
       logic [1:0] a2, b2, s2;
       logic [7:0] a8, b8, s8;
       logic co2, co8;
//Instantiation of cla adder of 2 bits
cla_adder #(.N(2)) UUT2 (
.a(a2),
.b(b2),
.c_in(1'b0),
.s(s2),
.c_out(co2)
);
//Instantiation of cla adder of 8 bits
cla_adder #(.N(8)) UUT8 (
.a(a8),
.b(b8),
.c_in(1'b0),
.s(s8),
.c_out(co8)
);
       initial begin
               a2 = 0;
               forever
                      #10 a2++;
       end
```

```
initial begin
              a8 = 0;
              forever
                     #10 a8+=3;
       end
       initial begin
              b2 = 0;
              forever
                     #40 b2++;
       end
       initial begin
              b8 = 0;
              forever
                     #10 b8+=5;
       end
       initial
              # 160 $finish();
endmodule
```