

# Logic Design HW #6

Tyle  
Youk

1) K Maps

1.  $F = \sum_{w,x,y,z} (1, 2, 3, 5, 7, 9, 10)$

		w			
		00	01	11	10
y	2	0	1	1	0
	1	1	1	1	1
	0	1	1	1	1
	0	1	1	1	1

$$F = [w' \cdot z] + [x' \cdot y \cdot z'] + [x' \cdot z \cdot y']$$

$F = \sum_{w,x,y,z} (0, 1, 2, 3, 4, 10)$

		w			
		00	01	11	10
y	2	0	1	1	0
	1	1	1	1	1
	0	1	1	1	1
	0	1	1	1	1

$$F = [x' \cdot y \cdot z'] + [x' \cdot y \cdot z] + [x' \cdot z \cdot y'] + [x' \cdot z \cdot y] + [x' \cdot y \cdot z] + [x' \cdot y \cdot z'] + [x' \cdot z \cdot y] + [x' \cdot z \cdot y']$$

make it  
simple

2.  $F = \sum_{x,y,z} (1, 2, 3, 4, 5)$

		x			
		00	01	11	10
z	1	0	1	1	1
	0	1	1	1	1

$$F = [x' \cdot z] + [x' \cdot y] + [x' \cdot y']$$

$F = \sum_{x,y,z} (0, 1, 4, 5, 6)$


		x			
		00	01	11	10
z	1	0	1	1	1
	0	1	1	1	1

$$F = [x' \cdot z] + [x' \cdot y] + [x' \cdot y']$$

ECSE HW #6

3.3.4 lc maps

3.  $F = \{w, x, y, z\} \quad (5, 6, 7, 10, 11, 13, 14, 15)$




~~$$\begin{aligned}
 &+ [x^a w] z \\
 &+ [x^a z^a y] \\
 &+ [x^a z^a y] \\
 &+ [x^a z^a w]
 \end{aligned}$$~~

$$F = \begin{bmatrix} x^1 & x^2 \end{bmatrix} + \begin{bmatrix} y^1 & x^1 \end{bmatrix} + \begin{bmatrix} w^1 & y^1 \end{bmatrix}$$

3 - 2 input NAND gate

1- 3 input NAND gate




$$\begin{bmatrix} [x, z]' & [y, z]' \\ & [w, y]' \end{bmatrix}'$$

4. 2 2-input NOR gates

1 3-input NOR gates

$$P = a \cdot b + a' \cdot b' + b' \cdot c$$


$$[x + y + z]^1$$



$$(x+y)'$$

$$x' \cdot y'$$

4. 2-input NOR gate  
1 3-input NOR gate



$$(x+y+z)'$$

$$x' \cdot y' \cdot z'$$

$$F = a \cdot b + a' \cdot b' + b' \cdot c$$

$$F = (a+b)' + (a+b)' + (b+c)'$$

$$[(a+b)' \cdot (a+b)' \cdot (b+c)']'$$

$$[(a+b)' \cdot b' \cdot (a+c)']'$$

$$[(a' \cdot b) + (b' \cdot b) + (a+c)']'$$

$$[(a' \cdot b)' + (a+c)']'$$

use

$$[(a' \cdot b)' \cdot (a+c)']'$$

$$[(a+b)' \cdot (a+c)']'$$

$$0+0=0 \quad 1+0=1$$

$$1+1=1 \quad 1+0=1$$

$$1+1=1$$

$$0+0=0$$

Truth table

a	b	c	F
0	0	0	0+1+0=1
0	0	1	0+1+1=1
0	1	0	0+0+0=0
0	1	1	0+0+0=0
1	0	0	0+0+0=0
1	0	1	0+0+1=1
1	1	0	1+0+0=1
1	1	1	1+0+0=1

$$x+y+z$$

$$x+y+z'$$

$$x+y+z$$

$$x'+y'+z'$$

$$x'+y'+z$$

$$x'+y'+z'$$

$$x'+y'+z$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$

$$x'+y'+z'$$


$$x'+y'+z'$$

$$F = (x+y+z) \cdot (x+y'+z) \cdot (x'+y+z)$$

$$F = (x' \cdot y \cdot z)' \cdot (x' \cdot y' \cdot z)' \cdot (x \cdot y' \cdot z)'$$

$$= (a' \cdot b \cdot c)' \cdot (a' \cdot b' \cdot c)' \cdot (a \cdot b' \cdot c)'$$

corresponds to producing 0 output





5. 3 input logic circuit

produce a 1-output when more ones than 0

001 produces 0-output

110 produces 1-output

~~min sum~~ min sum - for 1s

X Y Z F

0 0 0 0  $x'y'z'$

0 0 1 0  $x'y'z$

0 1 0 0  $x'yz'$

0 1 1 1  $x'yz$

1 0 0 0  $x'y'z'$


1 0 1 1  $x'y'z$


1 1 0 1  $x'yz'$

1 1 1 1  $x'yz$

$$[x'y'z] + [x'y'z'] + [x'yz] + [x'yz']$$

only use AND gates





Code:

//Combining rc\_adder\_slice and rc\_adder4 due to compiling issues

module cla\_adder # (

parameter N = 8

) (

input logic [N-1:0] a, b,

input logic c\_in,

output logic [N-1:0] s,

output logic c\_out

);

logic [N-1:0] p, g;

logic [N:0] c;

assign p = a ^ b;

assign g = a & b;

for(genvar i = 0; i <= N; i++) begin

if (i == 0)

assign c[i] = c\_in;

else

```

        assign c[i] = g[i - 1] | p[i-1] & c[i-1];
    end

    assign s = c ^ p;
    assign c_out = c[N];

endmodule

```

// Using testbenchHWLab6 name due to issues with testbench\_lab3 naming errors

```

`timescale 1ns/10ps
module testbenchHWLab6 ();

    logic [1:0] a2, b2, s2;
    logic [7:0] a8, b8, s8;
    logic co2, co8;

    //Instantiation of cla adder of 2 bits
    cla_adder #(.N(2)) UUT2 (
        .a(a2),
        .b(b2),
        .c_in(1'b0),
        .s(s2),
        .c_out(co2)
    );

    //Instantiation of cla adder of 8 bits
    cla_adder #(.N(8)) UUT8 (
        .a(a8),
        .b(b8),
        .c_in(1'b0),
        .s(s8),
        .c_out(co8)
    );

    initial begin

        a2 = 0;
        forever
            #10 a2++;

    end

```

```
initial begin
    a8 = 0;
    forever
        #10 a8+=3;
end
```

```
initial begin
    b2 = 0;
    forever
        #40 b2++;
end
```

```
initial begin
    b8 = 0;
    forever
        #10 b8+=5;
end
```

```
initial
    # 160 $finish();
```

```
endmodule
```