
Code:

```
//code for rc_adder_slice
module rc_adder_slice (
  input logic a,b,c_in,
 output logic s, c_out
);
  logic p, g;
  assign p = a \wedge b;
  assign g = a \& b;
  assign s = a^b^c_in;
  assign c_out = ((a^b)&c_in) | (a&b);
endmodule
//code for alu_slice
module alu_slice (
  input logic
                  a, b, c_in,
  input logic [1:0] f,
  output logic
                  s, c_out
);
  logic b_inv, c;
  assign b_inv = b ^ f[0];
  assign c = c_in & f[1]; // COMPLETE THIS LINE
  rc_adder_slice U1 ( // COMPLETE
     .a(a),
     .b(b_inv),
     .c_in(c),
       .s(s),
       .c_out(c_out)
);
endmodule
// code for gen_alu.sv
module gen_alu #(
```

```
parameter N = 8
)(
  input logic [N-1:0] a, b,
  input logic [1:0] f,
  output logic [N-1:0] s,
  output logic
                    СО
);
  logic [N:0] c;
  assign c[0] = f[0];
  assign co = c[N];
                      // COMPLETE THIS LINE
  alu_slice U[N-1:0] ( // COMPLETE
    .a(a),
    .b(b),
    .f(f),
    .s(s),
    .c_out(c[N:1]), // c array output = c [8 to 1]
    .c_{in}(c[N-1:0]) // c array input = c [7 to 0]
  );
Endmodule
// code for testbench_lab4.sv
module testbench_lab4 ();
  logic [3:0] a4, b4, s4;
  logic [7:0] a8, b8, s8;
  logic [1:0] f;
  logic
            co4, co8;
  logic
            clk;
  logic [25:0] tvs [15:0];
  int i = 0;
  gen_alu #(
     .N(4)
  ) UUT4 (
     .a(a4),
```

```
.b(b4),
     .f(f),
     .s(s4),
     .co(co4)
  );
  gen_alu #( .N(8)) // COMPLETE
       UUT8 (
       .a(a8),
       .b(b8),
       .f(f),
       .s(s8),
       .co(co8)
);
  initial begin
     clk = 1'b0;
     forever #10 clk = ~clk;
  end
  always @(posedge clk) begin
    f = tvs[i][25:24];
     a4 = tvs[i][23:20]; // COMPLETE THIS LINE
     b4 = tvs[i][19:16]; // COMPLETE THIS LINE
     a8 = tvs[i][15:8];
     b8 = tvs[i][7:0];
     j++;
  end
  initial begin
     $readmemb("test_vectors.txt", tvs);
     $display("TIME | A4 B4 | S4 CO4 | A8
                                                    B8 |
                                                             S8
                                                                     CO8 | ");
    $monitor(" %3d | %4b %4b | %4b %b | %8b %8b | %8b %b |", $time, a4, b4, s4, co4, a8,
b8, s8, co8);
     #320 $finish();
  end
endmodule
```

// Screenshots with Tyler Youk tags below



//additional screenshots of code

```
C:/intelFPGA/HW7Lab/gen_alu.sv (/testbench_lab4/UUT8) - Default
                                                                                                                    간 ● 3546 ps 한
  Ln#
        module gen_alu #(
             parameter N = 8
   3
              input logic [N-1:0] a, b,
   5
              input logic [1:0] f,
              output logic [N-1:0] s,
              output logic
        -);
   8
   9
  10
              logic [N:0] c;
  11
              assign c[0] = f[0];
assign co = c[N];
  12
                                     // COMPLETE THIS LINE
  13
  14
  15
  16
              alu_slice U[N-1:0] ( // COMPLETE
  17
                 _a(a),
  18
                 .b(b),
                 .f(f),
  19
  20
                 .s(s),
                 .c_out(c[N:1]), // c array output = c [8 to 1]
.c_in(c[N-1:0]) // c array input = c [7 to 0]
  21
  22
  23
  24
  25
  26
  27
         endmodule
```

```
C:/intelFPGA/HW7Lab/rc_adder_slice.sv (/testbench_lab4/UUT8/U[0]/U1) - Default
                                                                                                          [ ● 3546 ps 1 )
  Ln#
       module rc_adder_slice (
            input logic a,b,c_in,
            output logic s, c_out
        -);
             logic p, g;
   6
   8
             assign p = a ^ b;
   9
             assign g = a & b;
  10
  11
             assign s = a^b^c_in;
  12
             assign c_out = ((a^b) c_i) (a b);
  13
  14
         endmodule
```

```
+ # ×
C:/intelFPGA/HW7Lab/testbench_lab4.sv (/testbench_lab4) - Default
                                                                                                                         [ ● 3546 ps · 1 →
  Ln#
        module testbench_lab4 ();
              logic [3:0] a4, b4, s4;
logic [7:0] a8, b8, s8;
logic [1:0] f;
               logic
                            co4, co8;
              logic
                             clk;
              logic [25:0] tvs [15:0];
int i = 0;
  10
  11
  12
              gen_alu #(
.N(4)
) UUT4 (
  13
14
15
16
                    .a(a4),
                   .b(b4),
  17
18
                   .f(f),
                   .s(s4),
  19
                   .co(co4)
  20
  21
  22
               gen_alu #( .N(8)) // COMPLETE
  23
                   UUT8 (
  24
                   .a(a8),
                   .b(b8),
  25
  26
                   .f(f),
  27
                   .s(s8),
  28
29
                   .co(co8)
         );
  30
  31
               initial begin
  32
33
                   clk = 1'b0;
                   forever #10 clk = ~clk;
gen_alu.sv ×
                testbench_lab4.sv × rc_adder_slice.sv × alu_slice.sv ×
```

```
C:/intelFPGA/HW7Lab/testbench_lab4.sv (/testbench_lab4) - Default
                                                                                                             [는 ● 3546 ps 관]
  Ln#
  20
  21
             gen_alu #( .N(8)) // COMPLETE
  22
                 UUT8 (
  23
  24
                 .a(a8),
                 .b(b8),
  25
  26
                 .f(f),
  27
                 .s(s8),
  28
                 .co(co8)
  29
        - );
  30
  31
             initial begin
  32
                clk = 1'b0;
  33
                 forever #10 clk = ~clk;
  34
             end
  35
  36
             always @(posedge clk) begin
  37
              f = tvs[i][25:24];
  38
                  a4 = tvs[i][23:20]; // COMPLETE THIS LINE
  39
                 b4 = tvs[i][19:16]; // COMPLETE THIS LINE
  40
                 a8 = tvs[i][15:8];
  41
                 b8 = tvs[i][7:0];
  42
                 i++;
             end
  43
  44
  45
             initial begin
                 $readmemb("test_vectors.txt", tvs);
  46
                 $display("TIME | A4 B4 | S4 CO4 | A8 B8 | S8 CO8 | ");
$monitor(" %3d | %4b %4b | %4b %b | %8b %8b | %8b %b |", $time, a4, b4, s4, co4, a8, b8, s8, co8);
  47
  48
  49 📫
  50
             end
  51
        endmodule
  52
gen_alu.sv × testbench_lab4.sv × rc_adder_slice.sv × alu_slice.sv ×
C:/intelFPGA/HW7Lab/alu_slice.sv (/testbench_lab4/UUT8/U[0]) - Default =
                                                                                                              [ ● 3546 ps · 한
Ln#
       module alu_slice (
            input logic a, input logic [1:0] f,
                                a, b, c_in,
             output logic
                                s, c_out
  5
        );
   6
            logic b_inv, c;
  8
            assign b_inv = b ^ f[0];
  10
             assign c = c_in & f[1]; // COMPLETE THIS LINE
  11
  12
            rc_adder_slice Ul ( // COMPLETE
  13
                 .a(a),
  14
                 .b(b_inv),
  15
                 .c_in(c),
  16
                 .s(s),
                 .c_out(c_out)
  18
       -);
  19
  20
        endmodule
gen_alu.sv × testbench_lab4.sv × rc_adder_slice.sv ×
```