```
-- Problem 1 DCM -----
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
library unisim;
       unisim.vcomponents.all;
use
--use IEEE.NUMERIC_STD.ALL;
entity dcm_hw is
  Port ( GCLK : in STD_LOGIC;
       RST: in STD LOGIC;
       LSGCN0: out STD_LOGIC;
       LSGCN90: out STD LOGIC;
       LSGCN2X: out STD_LOGIC;
       LOCKED: out STD_LOGIC);
end dcm_hw;
architecture Behavioral of dcm_hw is
       signal CLKFB, CLKO, CLK90, CLK2X, CLKIN: STD_LOGIC;
begin
       -- DCM instantiation
       my_dcm:DCM
              port map(CLK0=>CLK0, CLK90=>CLK90, CLK2X=>CLK2X,
                      CLKIN=>CLKIN, CLKFB=>CLKFB, RST=>RST, LOCKED=>LOCKED);
       -- IBUFG Instantiation
       ibufg0:IBUFG
              port map(O=>CLKIN,I=>GCLK);
       -- BUFG for CLKO Instantiation
       bufg0:BUFG
               port map(O=>CLKFB,I=>CLKO);
       LSGCN0 <= CLKFB;
       -- BUFG for CLK90 Instantiation
       bufg90:BUFG
              port map(O=>LSGCN90,I=>CLK90);
       -- BUFG for CLK2X Instantiation
       bufg2x:BUFG
               port map(O=>LSGCN2X,I=>CLK2X);
end Behavioral;
```

