



Toggle screen:



Bounce Screen:




4Bit screen:



16Bit start:



16Bit 990 ns:



16Bit 16.38 micro seconds:



LAB 6 - Oscilloscope/Logic Analyzer

TY MADSEN

ECEN 220

17 OCT 2013

Clock \rightarrow Root rising edge delay: 4.00 ns

Why not square. Signal changes are not immediate high or low, but take time to adjust from one to the other.

Bouncy signal \rightarrow 800 μ s (settling time)

Logic analyzer

1) i) 16-bit: F, E, C, 3, 5, 0, 4, 0, 1, 2, A, 5, 6, 0, 7, 9
4 bit

50
1000 ns

2) e) i) 16-bit...
5821
1A43
34A6
694C

ii) i) @ 990 ns = 0000
ii) @ 16.38 μ s = 42901
iii) 819 cycles

Anomalies: None