

N3	N2	N1	N0	a	b	c	d	e	f	g
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0
1	0	1	0	0	0	0	1	0	0	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	0
1	1	1	0	0	1	1	0	0	0	0
1	1	1	1	0	1	1	1	0	0	0

LAB 4 7 SEGMENT DECODER

Ty MADSEN
ECEN 220-03
4-SEPT-2013

AN2 a

AN2	a	0	1	2	3
00	0	1	0	0	0
01	1	0	1	0	0
10	0	0	0	1	0
11	0	0	0	0	1

AN1 c

AN1	c	0	1	2	3
00	0	0	1	0	0
01	0	0	0	0	0
10	0	0	1	0	0
11	1	0	1	0	0

AN0 e

AN0	e	0	1	2	3
00	0	1	0	0	0
01	1	1	0	1	0
10	1	1	0	0	0
11	0	0	0	0	0

$$a = A'B'C'D + A'B'C'D' + A'BC'D + A'BC'D'$$

$$c = A'B'C'D + ABC + ABD'$$

$$e = A'D + A'BC' + B'C'D$$

D: 8 b 0
1101 1000 0110 0000
b = 1101 1100 0110 0000
d = 1000 0100 1001 0010
f = 0010 1000 1000 1110
g = 0001 0000 1000 0011

0113 4567 8901 12345

0001 0011 0010 0101



1010 0100 1100 1000

0



- 0) 0 ✓
- 1) 1 x
- 2) 2 x
- 3) 3 x
- 4) 4 x
- 5) 5 x
- 6) 6 ✓
- 7) 7 x
- 8) 8 x
- 9) 9 ✓
- A) A x
- b) b x
- c) c x
- d) d x
- e) e x

AN	Character	AN3	AN2	AN1	AN0
0000	0	0	x	x	x
0001	1	1	x	x	x
0010	2	2	x	x	x
0011	3	3	x	x	x
0100	4	4	x	x	x
0101	5	5	x	x	x
0110	6	6	x	x	x
0111	7	7	x	x	x
1000	8	8	x	x	x
1001	9	9	x	x	x
1010	A	A	x	x	x
1011	b	b	x	x	x
1100	C	C	x	x	x
1101	D	D	x	x	x
1110	E	E	x	x	x
1111	F	F	x	x	x


Combinational a, c, e




Rom b, d, f, g



Seven Segment Decoder



Test Bench



UCF

```
21 ## Switches
22 RNET "sw<0>" LOC = "D10"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW0
23 RNET "sw<1>" LOC = "D10"; # Bank = 1, Pin name = IP/VREF_1, Type = VREF, Sch name = SW1
24 RNET "sw<2>" LOC = "D10"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW2
25 RNET "sw<3>" LOC = "D17"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW3
26 NET N0 LOC = "L18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW4
27 NET N1 LOC = "L18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW5
28 NET N2 LOC = "L17"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW6
29 NET N3 LOC = "L17"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW7
30
31 ## Buttons
32 RNET "btn<0>" LOC = "D10"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = BTN0
33 RNET "btn<1>" LOC = "D18"; # Bank = 1, Pin name = IP/VREF_1, Type = VREF, Sch name = BTN1
34 RNET "btn<2>" LOC = "D18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = BTN2
35 RNET "btn<3>" LOC = "D13"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = BTN3
36
37 ## 7 segment display
38 NET A LOC = "L18"; # Bank = 1, Pin name = IO_L10P_1, Type = I/O, Sch name = CA
39 NET B LOC = "F18"; # Bank = 1, Pin name = IO_L19P_1, Type = I/O, Sch name = CB
40 NET C LOC = "D17"; # Bank = 1, Pin name = IO_L23P_1/EDC, Type = DUAL, Sch name = CC
41 NET D LOC = "D16"; # Bank = 1, Pin name = IO_L23N_1/LDC0, Type = DUAL, Sch name = CD
42 NET E LOC = "D14"; # Bank = 1, Pin name = IO_L20P_1, Type = I/O, Sch name = CE
43 NET F LOC = "D17"; # Bank = 1, Pin name = IO_L15P_1/A6/SHCLK4/IRDY1, Type = SHCLK/DUAL, Sch name = CF
44 NET G LOC = "H14"; # Bank = 1, Pin name = IO_L17P_1, Type = I/O, Sch name = CG
45 RNET "dp" LOC = "C17"; # Bank = 1, Pin name = IO_L24N_1/LDC2, Type = DUAL, Sch name = DP
46
47 NET AND0 LOC = "F17"; # Bank = 1, Pin name = IO_L19N_1, Type = I/O, Sch name = AND
48 NET AN1 LOC = "H17"; # Bank = 1, Pin name = IO_L16N_1/A0, Type = DUAL, Sch name = AN1
49 NET AN2 LOC = "C10"; # Bank = 1, Pin name = IO_L14P_1/LDC1, Type = DUAL, Sch name = AN2
50 NET AN3 LOC = "F15"; # Bank = 1, Pin name = IO_L21P_1, Type = I/O, Sch name = AN3
51
52 ## VGA Connector
53 RNET "vgaRed<1>" LOC = "D9"; # Bank = 2, Pin name = IO/D5, Type = DUAL, Sch name = RED0
54 RNET "vgaRed<2>" LOC = "T9"; # Bank = 2, Pin name = IO_L10N_2, Type = I/O, Sch name = RED1
```

TCL file

```
SEVEN_SEG_DECODER.tcl
1 #Add all signals to the waveform viewer
2 wave add / -radix hex
3
4
5
6
7 #define how the data input signals will behave when you run the simulation
8 #the command "lsim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal)
9 #will have a value of 0 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns
10 lsim force add H0 0 -time 0 -value 1 -time 10ns -repeat 20ns
11 lsim force add H1 0 -time 0 -value 1 -time 20ns -repeat 40ns
12 lsim force add H2 0 -time 0 -value 1 -time 40ns -repeat 80ns
13 lsim force add H3 0 -time 0 -value 1 -time 80ns -repeat 160ns
14
15
16 #Nothing will change in the waveform viewer until you run the simulation for some period of time.
17 run 160ns

Tool Command Language File    length: 707    lines: 17    Ln: 1    Col: 1    Sel: 0    UNIX    ANSI    INS
```