

17 OCT 2013

Qout rising edge delay: 7.00 ns

CLK rising edge delay: 10.00 ns

Why not square: Signal changes are not immediate high or low, but take time to adjust from one to the other.

Bouncy signal - 800 μ s (settling time)

Logic analyzer

1 g) i)

4 bit

F, E, C, 3, 5, 0, 4, D, 1, 2, A, 6, 8, 7, 9

50
1000 ns

2) e) i)

16-bit

D391
B722
7E45
FCAA
E975

C2CA

9595

3B2A

7674

ECE9

09F3

83C6

178D

2F1A

5E15

BC0B

6837

D04F

B095

713E

E27D

D4FA

39B4

63C8

C790

f) i) @ 990 ns = 5313

ii) @ 16.38 μ s = D391

iii) 819 cycles

Anomalies: None