
Quartus Verilog Builder Instructions


The Quartus Verilog builder script allows the user to choose which components on the FPGA board they would like to use and creates a Verilog file (.v) with the header already complete. The script also creates a pin assignments file in the commaseparated-values filetype (.csv) with all the necessary pin assignments. This allows the user to save time on the tedious operations of writing the file header and declaring the pin assignments manually.

The Quartus Verilog Builder script is written in Python and works with Python 2.7 and Python 3. If you do not have Python installed on your computer, you can find the Windows link <u>here</u> and the Mac link <u>here</u>. The script has only been tested on Windows and Linux, but Python is cross-platform and should work fine on Mac as well.




Within the folder containing this instruction file, you will also find two other files. The first - FPGA_Settings - is an XML file with a basic structure allowing the user to choose the name of the Verilog file and the components, both input and output, that they would like to use in their project. The second - Compiler – is the Python script that generates the Verilog file and the pin assignments file.

To begin, open the FPGA_Settings.xml file using a standard text editor, such as Notepad, and you will see something like this:




- 1 First, change the Module_Name to what you would like your Verilog file to be named. Currently, the file will be named TestProgram.v if the script is run. Change the text that currently says "TestProgram" to whatever you want the module and file name to be.
- 2 Next, enable or disable each of the components. Each component contains a line in the form "<Enabled> TRUE </Enabled>" where TRUE will enable that component or component bus, and FALSE will not enable that component. It is a good idea to only enable the components you will need so the Verilog header file is not excessively crowded. The pin assignments will be created for every bus regardless, so you can add other components to the Verilog file manually if needed.
- 3 Save the file, not changing the file name or location, and exit back to the folder.




Run the Compiler Python script by double clicking it or right clicking and opening/running it. This will create the Pin_Assignments (.csv) file and the Verilog (.v) file with a pre-created header.

Create your Quartus project like normal, with three notes –


1. Name the project the same name as what you named the Verilog file in the FPGA_Settings. In this example, that would be "TestProgram".



2. During the "Add Files" step, include the Verilog file you just created by running the script.



3. Import the (.csv) pin assignments file by clicking Assignments > Import Assignments and select the Pin_Assignments file that was created before.



The project should now include a Verilog file with a header, as well as defined pin assignments for each of the components- inputs and outputs that you need.

If you have any questions, you can email me at mcgrewtj@miamioh.edu COPYTIGHT copyTight <a href="mailto:copyTight <a href="mailto:copyTight

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.