










Phi1 PD FPGA lock — 013809_phi1-pd-hybrid-test_phi1-pd-hybrid-0



Held lock trajectory on the Poincare equator



PAX handoff target $u = +0.5941$ rad | initial PD setpoint = 0.06099 V | local slope = -0.8787 V/V
FPGA PID: $P = +0.250$, $I = +5$ Hz | duration = 181.0 s | median |PD error| = 0.00145 V (late 0.00127 V)
OUT1 = 0.509...0.748 V | PD setpoint = 0.05994...0.06323 V | PAX median $|\Delta u| = 0.039$ rad (60 snapshots)