










Phi1 PD FPGA lock — 015833_phi1-pd-hybrid-test_phi1-pd-hybrid-3



Held lock trajectory on the Poincare equator



PAX handoff target $u = -2.5851$ rad | initial PD setpoint = 0.02276 V | local slope = +0.8824 V/V
FPGA PID: P = -0.249, I = -5 Hz | duration = 181.0 s | median |PD error| = 0.00194 V (late 0.00213 V)
OUT1 = 0.162...0.402 V | PD setpoint = 0.02276...0.03186 V | PAX median $|\Delta u| = 0.067$ rad (60 snapshots)