1010 0101							10		X
:1100	010			٠	10		10		
			r	0	10	٨	Y	X	+
		<u> </u>			0			_	_

$D_{3:0}$	Character
0000	0
0001	1
0010	2
0011	3
0100	ч
0101	5
0110	6
0111	7
1000	8
1001	9
1010	Я
1011	ь
1100	c
1101	d
1110	ε
1111	F

5. Simulate your modules with Poke. Choose test cases that make you feel confident about your shifter's correctness, in preparation for your in-lab demo. Make sure to include a few selected screenshots of these cases when you hand in your prelab.


In your simulation, you should perform the reset operation on the first clock cycle, then do a parallel load of your register on the next cycle. Finally, clock the register for several cycles to demonstrate both types of shifts. (NOTE: If you do not perform a reset first, your simulation will not work! Try simulating without doing reset first and see what happens. Can you explain the results?)

Test - Case 1:



- · AST and SniftRight = 1
 - -> Preforms an Arethmetic Right-Shift
- · 103d n = 1:
 - -> We are loading 10000000, but since n is never 0, we never 10 ad
- · Reset
 - Reset a few times
- · 1099-191 : 10000000:
 - -> Set a load. val. to 10000000
- · Out:
 - $\rightarrow [-128, -64, -32, -16, -8, -4, -2, -1]$ (signed)
 - → Snifting Right => dividing 65 2 we keep - Sign Since we do ARS

Test - case 2:



- · Testing logical right Shift,
- · Turned reset = 0, and loan-n = 0, to load 1110 0000 \$
 - Twined Snifter: 1, and road.n=1, to Stop roading, and Start Snifter *
 Output is [1110 0000, 0111 0000, 0011 1000,...]
 Each Clock Cycle Preforms a rogical right Shift.