

### XC7S50 Bank0





Designed by: tz61@illinois.edu
Reviewed by: Tongning Zhang
Date: Monday, November 11, 2024
Rev: v0.1
Sheet4 of 25
File: XC7S50Main
Project: 10, S7 BANKO

3 2



## XC7S50 Bank34/35/DDRCLK






Designed by: tz61@illinois.edu
Reviewed by: Tongning Zhang
Date: Monday, November 11, 2024
Rev: v0.1


ZJU-UIUC INSTITUTE


Sheet:6 of 25 File: XC7S50Main


Project:12.S7\_BANK34/35/DDRCLK


5 4 3

















## Ch1 Ch2








## XC7Z010 Bank34/35







Designed by: tz61@illinois.edu
Reviewed by: Tongning Zhang
Date: Monday, November 11, 2024
Rev: v0.1
Sheet: 13of 25
File: XC7S50Main

Project:51.Z7 Bank34/35


5 4 3 2








DDRCheck done by tz61























#### XC7Z010 QSPI Flash Option 1:Micron Option 2:Winbond U7100 **-**OVCC\_3V3\_Z7 Z7\_QSPI\_CS\_MIO1 > #CS VCC Z7 QSPI DQ1 MIO3 Z7 QSPI DQ3 MIO5 DO/IO1 #HOLD/#RESET/IO3 Z7 QSPI DQ2 MIO4 << Z7\_QSPI\_CLK\_MIO6 #WP/IO2 CLKZ7 QSPI DQ0 MIO2 GND DI/IOO W25Q128JV SOIC-8 L5R3-W5R3-P1R27 VCC 3V3 Z7 U7101 Pull up CS and Micron RST OVCC\_3V3\_Z7 Z7\_QSPI\_DQ0\_MIO2 XZ7\_QSPI\_DQ1\_MIO3 X SDI/DQ0 R7100VCC\_3V3\_Z7 C7100 C7101 SDO/DQ1 5% 2 **Q** Z7\_QSPI\_DQ2\_MIO4 < WP#/DQ2 X5R 16V X5R 16V Z7 QSPI DQ3 MIO5 HOLD#/DQ3 C0402 C0402 MT FLASH RST 1 Z7\_QSPI\_CLK\_MIO6 >> MT FLASH RST SCK RESET#/RFU VSS Z7\_QSPI\_CS\_MIO1 >> CS# MT25QL128ABA8ESF SOP16 L10R3-W7R5-H2R5-P1R27 XC7Z010 SDCard GND 12 U7102 **G3** DATA2 CD/DATA3 CMD 4 VCC\_3V3\_Z7O VDD Z7\_SD0\_CLK CLK VSS C7102 DATA0 DATA1 16V X5R CD C0402 C0402 G2 10 11GND Designed by: tz61@illinois.edu ED7102 ED7103 ED7104 ED7105 TF-PUSH-9P Reviewed by: Tongning Zhang TF-PUSH-9P-W16R15xL14R0xH2R0 = Date: Monday, November 11, 2024 ESD0402 ESD0402 ESD0402 ESD0402 ESD0402 ESD0402 Rev: v0.1 GND ZJU-UIUC INSTITUTE Sheet: 22 of 25 File: XC7S50Main Project: 71.Z7 FLASH


# XC7Z010 CANO




# XC7Z010\_UART1&Conn










# XC7Z010 IO Extension



## XC7S50-XC7Z010-Interconnection

#### MRCC CLK for 12P

```
Z7_Bank34_I0_L7P

Z7_Bank34_I0_L18N

Z7_Bank34_I0_L7N

Z7_Bank34_I0_L2P

Z7_Bank34_I0_L12P

Z7_Bank34_I0_L2N

Z7_Bank34_I0_L17N

Z7_Bank34_I0_L12N

Z7_Bank34_I0_L12N

Z7_Bank34_I0_L12N

Z7_Bank34_I0_L12N

Z7_Bank34_I0_L12P

Z7_Bank34_I0_L12P

S7_Bank16_I0_12N

S7_Bank16_I0_12N

S7_Bank16_I0_12P
```

Designed by: <designer></designer>	
Reviewed by: Tongning Zhang	<b>1</b>
Date: Monday, November 11, 2024	
Rev: v0.1	THE UNIV
Sheet: 0 of 0	ZJU-UIUC INSTITUT Zhojiang University University of Elincis at Urbana-Champaign Ins
File: XC7S50Main	_
Project: 81.IO Ext	