


XC7S50 Bank0



When the CFGBVS pin is connected to the VCCO_0 supply, the I/O on bank 0 support operation at 3.3V or 2.5V during configuration. When the CFGBVS pin is connected to GND, the I/O in bank 0 support operation at 1.8V or 1.5V during configuration. (UG912)




Boot configuration
M[2:0]=101,JTAG
M[2:0]=001,QSPI Flash
M[2] SEL see page 80
For more details
cf. ug470 chapter2

The XADC also has an on-chip reference(1V0)SW1000 option which is selected by connecting VREFP and VREFN to ADGND cf. UG480, or use REF3012


XC7S50 Bank14/15/16




XC7S50 Bank34/35/DDRCLK




XC7S50 Power/Gnd




5V Input/USB In (Type-C connector)




Power for Spartan7




Power for ZYNQ7




FT2232_HQ JTAG Debugger/UART



XC7S50 DDR3/DDR3L




Decoupling Capacitors




XC7Z010 Bank0/13


When the CFGBVS pin is connected to the VCCO_0 supply, the I/O on bank 0 support operation at 3.3V or 2.5V during configuration. When the CFGBVS pin is connected to GND, the I/O in bank 0 support operation at 1.8V or 1.5V during configuration. (UG912)




XC7Z010 Bank34/35



XC7Z0XX-CLG400
CLG400




XC7Z0XX-CLG400
CLG400




XC7Z010 Bank500/501

D




C




A

Boot mode SEL



Reset Signal




D

C











B

A




DDRCheck done by tz61


XC7Z010 Power/Gnd




XC7S50 SPI USB Host (MAX3421)




XC7S50 Audio/Buzzer



Audio Power




XC7S50 Servo



XC7S50 QSPI Flash


Option 1: Micron
Option 2: Winbond



Note:

In design from zynq mini, only CS is pulled up using 4K7
in urbana board, DQ2 DQ3 are pulled up withj 1K8, RST is pulled up with 4K7
In Narvis7 DQ1 is also pulled up with 4K7

XC7S50 SDCard



Designed by: tz61@illinois.edu
Reviewed by: Tongning Zhang
Date: Monday, November 11, 2024
Rev: v0.1
Sheet: 19 of 25
File: XC7S50Main
Project: 62.S7_FLASH



XC7S50⁵ HDMI TX

4

3

2



1

D



C

B


A



$C_j \leq 0.4 \text{ pF}$




HDMI TX HPD





HDMI TX DDC

Convert 3V3 IO to 5V0 IO of HDMI I2C




HDMI TX CEC

Convert 3V3 IO to 5V0 IO of HDMI I2C



1



The diagram shows four ESD protection diodes connected in parallel to a common signal line (purple) and ground (GND). Each diode is labeled with its part number (ED7000, ED7001, ED7002, ED7003) and the manufacturer (ESD0402). The diodes are connected to the signal line through a 1Ω resistor and to ground through a 2Ω resistor.

1




C




A

Designed by: tz61@illinois.edu	
Reviewed by: Tongning Zhang	
Date: Monday, November 11, 2024	
Rev: v0.1	
Sheet: 23 of 25	
File: XC7S50Main	
Project: 72.z7 CAN0/UART1/SPI1	

A




A




Overall Keys/LED/Switches/PMODs

Boot SEL&JTAG Path SEL


D



C




B



A

No connection to power otherwise causing damage to urbana board




D

C

B

A

XC7Z010 IO Extension



XC7S50-XC7Z010-Interconnection

MRCC CLK for 12P

