


















Title		
Size A4	Number	Revision
Date: 7-02-2022	Sheet of	
File: F:\INNOV\CH340N.SchDoc	Drawn By:	






SPI Mode 010



Title		
Size	Number	Revision
A3		
Date:	7-02-2022	Sheet of
File:	F:\INNO\FPGA_CONFIG.SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	7-02-2022	Sheet of
File:	F:\INNOVA\FPGA_IO.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	7-02-2022	Sheet of
File:	F:\INNOV\..PWR.SchDoc	Drawn By:

