### Fall-2021 UM-SJTU JI Ve311 Lab #4

Instructor: Dr. Chang-Ching Tu

Due: 11:59 am, December 17, 2021 (Friday)

Note:


(1) Please use A4 size papers.

(2) The lab report should be submitted online individually.


(3) Use Proteus 8.10 for simulation before the lab session. In the Proteus library, you should be able to find all the components used in the schematics.

The lab report must include both the simulation and measurement results.

- 1. [Common-Source with NMOS Diode-Connected Load]
  - (a) [20%] Design and build a common-source with diode-connected load amplifier using NMOS (**VN0104**). Plot V<sub>OUT</sub> vs V<sub>IN</sub>. What is the voltage gain A<sub>v</sub>? (Hint: Perform DC sweep of V<sub>IN</sub> from 0 V to 3 V. Choose a V<sub>IN</sub> at which both transistors are in the saturation region. The voltage gain is the slope of the DC sweep curve at the chosen V<sub>IN</sub>.) Caution: the transistors could become very hot with high drain current. Don't touch with bare hands before they fully cool down.
  - (b) [15%] Following (a), now put **two common-source NMOS in parallel**. Plot  $V_{OUT}$  vs  $V_{IN}$  again. At the  $V_{IN}$  chosen in (a), does the voltage gain  $A_{\upsilon}$  double? Briefly explain the reason. (*Note: Make sure all NMOS remain in the saturation region.*)
  - (c) [15%] Following (b), for  $V_{in} = V_{IN} + 0.01 sin(2\pi 10^2 \cdot time)$ , plot  $V_{out} = V_{OUT} + \upsilon_{out}$  vs time. Confirm that the amplitude of  $\upsilon_{out}$  is close to  $0.01 \times A_\upsilon$ .



- 2. [Common-Source with PMOS Diode-Connected Load]
  - (a) [20%] Design and build a common-source with diode-connected load amplifier using NMOS (**VN0104**) and PMOS (**VP0104**). Plot V<sub>OUT</sub> vs V<sub>IN</sub>. What is the voltage gain A<sub>v</sub>? (Hint: Perform DC sweep of V<sub>IN</sub> from 0 V to 3 V. Choose a V<sub>IN</sub> at which both transistors are in the saturation region. The voltage gain is the slope of the DC sweep curve at the chosen V<sub>IN</sub>.) Caution: the transistors could become very hot with high drain current. Don't touch with bare hands before they fully cool down.
  - (b) [15%] Following (a), now put **two PMOS diode-connected loads in parallel**. Plot  $V_{OUT}$  vs  $V_{IN}$  again. At the  $V_{IN}$  chosen in (a), how does the voltage gain  $A_{\upsilon}$  change? Briefly explain the reason. (*Note: Make sure all NMOS and PMOS remain in the saturation region.*)
  - (c) [15%] Following (b), for  $V_{in} = V_{IN} + 0.01 sin(2\pi 10^2 \cdot time)$ , plot  $V_{out} = V_{OUT} + \upsilon_{out}$  vs time. Confirm that the amplitude of  $\upsilon_{out}$  is close to  $0.01 \times A_{\upsilon}$ .





## N-Channel Enhancement-Mode Vertical DMOS FET

#### **Features**

- ▶ Free from secondary breakdown
- ► Low power drive requirement
- Ease of paralleling
- ► Low C<sub>ISS</sub> and fast switching speeds
- Excellent thermal stability
- Integral source-drain diode
- High input impedance and high gain

### **Applications**

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

### **General Description**

This enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicongate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### **Ordering Information**

Davis	Package Option		Wafer / Die Options	
Device	TO-92	NW (Die in wafer form)	NJ (Die on adhesive tape)	ND (Die in waffle pack)
VN0104	VN0104N3-G	VN1504NW	VN1504NJ	VN1504ND

For packaged products, -G indicates package is RoHS compliant ('Green'). Devices in Wafer / Die form are RoHS compliant ('Green'). Refer to Die Specification VF15 for layout and dimensions.

### **Product Summary**

BV <sub>DSS</sub> /BV <sub>DGS</sub> (V)	R <sub>DS(ON)</sub> (max) (Ω)	   <sub>D(ON)</sub> (min) (A)
40	3.0	2.0

### **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	BV <sub>DGS</sub>
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

### **Pin Configuration**



### **Product Marking**



Package may or may not include the following marks: Si or

TO-92 (N3)

### **Thermal Characteristics**

Package	I <sub>D</sub> (continuous) <sup>†</sup> (mA)	I <sub>D</sub> (pulsed) (A)	Power Dissipation @T <sub>c</sub> = 25°C (W)	<b>θ</b> <sub>jc</sub> (°C/W)	<b>θ</b> <sub>ja</sub> (°C/W)	† <sub>DR</sub> (mA)	I <sub>DRM</sub> (A)
TO-92	350	2.0	1.0	125	170	350	2.0

#### Notes:


### Electrical Characteristics (T<sub>a</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	40	-	-	V	$V_{GS} = 0V, I_{D} = 1.0 \text{mA}$
$V_{\rm GS(th)}$	Gate threshold voltage	0.8	ı	2.4	V	$V_{GS} = V_{DS}$ , $I_{D} = 1.0$ mA
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	-3.8	-5.5	mV/°C	$V_{GS} = V_{DS}$ , $I_{D} = 1.0$ mA
I <sub>GSS</sub>	Gate body leakage	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
		-	-	1.0		$V_{GS} = 0V, V_{DS} = Max Rating$
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	100	μA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_{A} = 125$ °C
	On-state drain current	0.5	1.0	ı	Α	$V_{GS} = 5.0V, V_{DS} = 25V$
D(ON)	On-state drain current	2.0	2.5	-	_ ^	$V_{GS} = 10V, V_{DS} = 25V$
D	Static drain-to-source on-state resistance	-	3.0	5.0	Ω	$V_{GS} = 5.0V, I_{D} = 250mA$
R <sub>DS(ON)</sub>	Static drain-to-source on-state resistance		2.5	3.0	\$2	$V_{GS} = 10V, I_{D} = 1.0A$
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	0.70	1.0	%/°C	$V_{GS} = 10V, I_{D} = 1.0A$
G <sub>FS</sub>	Forward transductance	300	450	-	mmho	$V_{DS} = 25V, I_{D} = 500mA$
C <sub>ISS</sub>	Input capacitance	-	55	65		V <sub>GS</sub> = 0V,
C <sub>oss</sub>	Common source output capacitance	-	20	25	pF	$V_{DS} = 25V$ ,
C <sub>RSS</sub>	Reverse transfer capacitance	-	5.0	8.0		f = 1.0MHz
t <sub>d(ON)</sub>	Turn-on delay time	-	3.0	5.0		
t <sub>r</sub>	Rise time	-	5.0	8.0	ns	$V_{DD} = 25V$ ,
t <sub>d(OFF)</sub>	Turn-off delay time		6.0	9.0	113	$I_D = 1.0A$ , $R_{GEN} = 25\Omega$
t <sub>f</sub>	Fall time	-	5.0	8.0		OLIT
V <sub>SD</sub>	Diode forward voltage drop	-	1.2	1.8	V	$V_{GS} = 0V, I_{SD} = 1.0A$
t <sub>rr</sub>	Reverse recovery time	-	400	-	ns	$V_{GS} = 0V, I_{SD} = 1.0A$

#### Notes:


- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
   All A.C. parameters sample tested.


## **Switching Waveforms and Test Circuit**





<sup>†</sup>  $I_D$  (continuous) is limited by max rated  $T_i$ .


## **Typical Performance Curves**



















## **Typical Performance Curves** (cont.)

















# 3-Lead TO-92 Package Outline (N3)





**Front View** 

Side View



Symb	ool	Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014 <sup>†</sup>	.014 <sup>†</sup>	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 <sup>†</sup>	.022 <sup>†</sup>	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>\*</sup> This dimension is not specified in the JEDEC drawing.

<sup>†</sup> This dimension differs from the JEDEC drawing.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Microchip:

<u>VN0104N3-P014-G</u> <u>VN0104N3-P014</u> <u>VN0104N3-P013</u> <u>VN0104N3-P003</u> <u>VN0104N3-P002</u> <u>VN0104N3-P002</u> <u>VN0104N3-P003-G</u> <u>VN0104N3-P002-G</u> <u>VN0104N3-P003-G</u> <u>VN0104N3-G P002</u> <u>VN0104N3-G P003</u> <u>VN0</u>



## P-Channel Enhancement-Mode Vertical DMOS FETs

#### **Features**

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- ► Low C<sub>ISS</sub> and fast switching speeds
- High input impedance and high gain
- Excellent thermal stability
- ► Integral source-to-drain diode

### **Applications**

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

### **General Description**

The Supertex VP0104 is an enhancement-mode (normally-off) transistor that utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors, and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### **Ordering Information**

Busine	Package		Wafer / Die Options					
Device	TO-92	NW (Die in wafer form)	NJ (Die on adhesive tape)	ND (Die in waffle pack)				
VP0104	VP0104N3-G	VP1504NW	VP1504NJ	VP1504ND				

For packaged products, -G indicates package is RoHS compliant ('Green'). Devices in Wafer / Die form are RoHS compliant ('Green'). Refer to Die Specification VF15 for layout and dimensions.

### **Product Summary**

Device	BV <sub>DSS</sub> /BV <sub>DGS</sub> (V)	R <sub>DS(ON)</sub> (max) (Ω)	l <sub>D(ON)</sub> (min) (mA)
VP0104N3-G	-40	8.0	-500

**Absolute Maximum Ratings** 


Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	$BV_{DGS}$
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

### **Pin Configuration**



## **Product Marking**



Package may or may not include the following marks: Si or 🍿

TO-92 (N3)

### **Thermal Characteristics**

Package	I <sub>D</sub> (continuous) <sup>†</sup> (mA)	I <sub>D</sub> (pulsed) (mA)	Power Dissipation @T <sub>c</sub> = 25°C (W)	θ <sub>jc</sub> (°C/W)	θ <sub>ja</sub> (°C/W)	<sub>DR</sub> † (mA)	I <sub>DRM</sub> (mA)
TO-92	-250	-800	1.0	125	170	-250	-800

#### Notes:


## **Electrical Characteristics** (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	-40	-	-	V	$V_{GS} = 0V, I_{D} = -1.0 \text{mA}$
V <sub>GS(th)</sub>	Gate threshold voltage	-1.5	-	-3.5	V	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	1	5.8	6.5	mV/°C	$V_{GS} = V_{DS}$ , $I_{D} = -1.0$ mA
I <sub>GSS</sub>	Gate body leakage current	-	-1.0	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
		-	-	-10	μA	$V_{GS} = 0V, V_{DS} = Max Rating$
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_{A} = 125^{\circ}C$
	On state drain surrent	-0.15	-0.25	-	_	$V_{GS} = -5.0V, V_{DS} = -25V$
D(ON)	On-state drain current	-0.5	-1.2	-	Α	V <sub>GS</sub> = -10V, V <sub>DS</sub> = -25V
Б	Static drain-to-source	-	11	15		$V_{GS} = -5.0V, I_{D} = -100mA$
R <sub>DS(ON)</sub>	on-state resistance	-	6.0	8.0	Ω	V <sub>GS</sub> = -10V, I <sub>D</sub> = -500mA
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	0.55	1.0	%/°C	$V_{GS} = -10V, I_{D} = -500mA$
G <sub>FS</sub>	Forward transconductance	150	190	-	mmho	$V_{DS} = -25V, I_{D} = -500 \text{mA}$
C <sub>ISS</sub>	Input capacitance	-	45	60		V <sub>GS</sub> = 0V,
C <sub>oss</sub>	Common source output capacitance	-	22	30	pF	$V_{DS} = -25V$ ,
C <sub>RSS</sub>	Reverse transfer capacitance	-	3.0	8.0		f = 1.0MHz
t <sub>d(ON)</sub>	Turn-on delay time	-	4.0	6.0		
t <sub>r</sub>	Rise time	-	3.0	10	no	$V_{DD} = -25V,$
t <sub>d(OFF)</sub>	Turn-off delay time	-	8.0	12	ns	$I_D = -500 \text{mA},$ $R_{GEN} = 25\Omega$
t <sub>f</sub>	Fall time	-	4.0	10		GEN
V <sub>SD</sub>	Diode forward voltage drop	-	-1.2	-2.0	V	$V_{GS} = 0V, I_{SD} = -1.0A$
t <sub>rr</sub>	Reverse recovery time	-	400	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -1.0A

#### Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


## **Switching Waveforms and Test Circuit**





<sup>†</sup>  $I_D$  (continuous) is limited by max rated  $T_i$ .


## **Typical Performance Curves**



















### **Typical Performance Curves** (cont.)

















## 3-Lead TO-92 Package Outline (N3)





**Front View** 

Side View



Symb	ool	Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014 <sup>†</sup>	.014 <sup>†</sup>	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 <sup>†</sup>	.022†	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing (s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>\*</sup> This dimension is not specified in the JEDEC drawing.

<sup>†</sup> This dimension differs from the JEDEC drawing.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Microchip:

<u>VP0104N3-G VP0104N3-P002-G VP0104N3-P014-G VP0104N3-P013-G VP0104N3-P003-G VP0104N3-P002</u>

<u>VP0104N3-P003 VP0104N3-P013 VP0104N3-P014 VP0104N3 VP0104N3-G P002 VP0104N3-G P005 VP0104N3-G P004 VP0104N3-G P003 VP0104N3-G P00</u>