

## Fall-2021 UM-SJTU JI Ve311 Homework #4

Instructor: Dr. Chang-Ching Tu

Due: 10:40 am, October 27, 2021 (Wednesday), online submission

Note:

- (1) Please use A4 size papers.
- (2) Please use the SPICE model on page 3 for simulation and calculation.


1. [MOSFET DC Biasing, 60%] Use the drain current equations below. Don't consider channel-length modulation and body effect. Assuming  $W_{\text{drawn}} / L_{\text{drawn}} = 20 \mu\text{m} / 2 \mu\text{m}$ , sketch  $I_X$  of  $M_1$  as a function of  $V_X$  increasing from 0 V to  $V_{DD} = 5$  V. (Note: finish this part before the midterm exam)

$$I_D = \mu_n C_{ox} \frac{W}{L_{\text{eff}}} [(V_{GS} - V_{TH})V_{DS} - \frac{1}{2}V_{DS}^2] \text{ (NMOS in triode region)}$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L_{\text{eff}}} (V_{GS} - V_{TH})^2 \text{ (NMOS in saturation region)}$$

$$I_D = \mu_p C_{ox} \frac{W}{L_{\text{eff}}} [(V_{SG} - |V_{TH}|)V_{SD} - \frac{1}{2}V_{SD}^2] \text{ (PMOS in triode region)}$$

$$I_D = \frac{1}{2} \mu_p C_{ox} \frac{W}{L_{\text{eff}}} (V_{SG} - |V_{TH}|)^2 \text{ (PMOS in saturation region)}$$



2. [MOSFET Small-Signal Model] Assume  $W_{\text{drawn}} / L_{\text{drawn}} = 20 \text{ } \mu\text{m} / 2 \text{ } \mu\text{m}$ .
- (a) [20%] Use Pspice to plot the drain current of a NMOS as a function of  $V_{\text{DS}}$  increasing from 0 V to 5 V, at  $V_{\text{GS}} = 1 \text{ V}$ , 1.5 V and 2 V. Label the off, triode and saturation regions for each curve. Derive  $r_o$  from each curve in the saturation region and compare it with hand-calculation result.
- (b) [20%] Use Pspice to plot the drain current of a NMOS as a function of  $V_{\text{GS}}$  increasing from 0 V to 3 V, at  $V_{\text{DS}} = 5 \text{ V}$ . Derive  $g_m$  from the curve when  $V_{\text{GS}} = 2 \text{ V}$  and compare it with hand-calculation result.

---

**NMOS Model**

<b>LEVEL = 1</b>	<b>VTO = 0.7</b>	<b>GAMMA = 0.45</b>	<b>PHI = 0.9</b>
<b>NSUB = 9e+14</b>	<b>LD = 0.08e-6</b>	<b>UO = 350</b>	<b>LAMBDA = 0.1</b>
<b>TOX = 9e-9</b>	<b>PB = 0.9</b>	<b>CJ = 0.56e-3</b>	<b>CJSW = 0.35e-11</b>
<b>MJ = 0.45</b>	<b>MJSW = 0.2</b>	<b>CGDO = 0.4e-9</b>	<b>JS = 1.0e-8</b>

**PMOS Model**

<b>LEVEL = 1</b>	<b>VTO = -0.8</b>	<b>GAMMA = 0.4</b>	<b>PHI = 0.8</b>
<b>NSUB = 5e+14</b>	<b>LD = 0.09e-6</b>	<b>UO = 100</b>	<b>LAMBDA = 0.2</b>
<b>TOX = 9e-9</b>	<b>PB = 0.9</b>	<b>CJ = 0.94e-3</b>	<b>CJSW = 0.32e-11</b>
<b>MJ = 0.5</b>	<b>MJSW = 0.3</b>	<b>CGDO = 0.3e-9</b>	<b>JS = 0.5e-8</b>

---

VTO: threshold voltage with zero  $V_{SB}$  (unit: V)

GAMMA: body effect coefficient (unit:  $V^{1/2}$ )

PHI:  $2\Phi_F$  (unit: V)

TOX: gate oxide thickness (unit: m)

NSUB: substrate doping (unit:  $cm^{-3}$ )

LD: source/drain side diffusion (unit: m)

UO: channel mobility (unit:  $cm^2/V/s$ )

LAMBDA: channel-length modulation coefficient (unit:  $V^{-1}$ )

CJ: source/drain bottom-plate junction capacitance per unit area (unit:  $F/m^2$ )

CJSW: source/drain sidewall junction capacitance per unit length (unit:  $F/m$ )

PB: source/drain junction built-in potential (unit: V)

MJ: exponent in CJ equation (unitless)

MJSW: exponent in CJSW equation (unitless)

CGDO: gate-drain overlap capacitance per unit width (unit:  $F/m$ )

CGSO: gate-source overlap capacitance per unit width (unit:  $F/m$ )

JS: source/drain leakage current per unit area (unit:  $A/m^2$ )

Vacuum permittivity ( $\epsilon_0$ ) =  $8.85 \times 10^{-12}$  (F / m)

Silicon oxide dielectric constant ( $\epsilon_r$ ) = 3.9