
## Topic 9

#### **Memory Hierarchy**

- **Cache (1)** 

# **RISC-V Pipeline Architecture**



#### **Examples of Memory**

- USB
- Disk
- Hard drive
- Flash/SSD







. . .



- SSD VS HDD
  - FASTER PERFORMANCE
  - NO VIBRATIONS OR NOISE
  - MORE ENERGY EFFICIENT



- CHEAPER PER GB
- AVAILABLE IN LARGE VERSIONS

Source: Internet

#### Volatile vs. Non-volatile memory (NVM)

 Non-volatile memory (NVM) is a type of memory that retains stored data after the power is turned off


**Examples of Non-Volatile Memory** 



TechTerms.com


## Static RAM (SRAM)

- When Sel = 1, Data is stored and retained in the SRAM cell by the feedback loop
- When Sel = 1, Data can be read out on the same port
- Point A is driven by both the Data transistor and the smaller inverter, but the Data transistor wins because the inverter is implemented using a weak transistor



## **Dynamic RAM (DRAM)**

- Write: turn on word line, charge capacitor through pass transistor by bit line
- Read: charge bit line halfway between high and low, turn on word line, then sense the voltage change on bit line
  - 1 if voltage increases
  - 0 if voltage decreases



#### **Memory Technology**

- Static RAM (SRAM, cache memory)
  - 0.5ns 2.5ns, \$500 \$1000 per GB
- Dynamic RAM (DRAM, main memory)
  - 50ns 70ns, \$3 \$6 per GB
- Magnetic disk (hard drive)
  - 5ms 20ms, \$0.01 \$0.02 per GB
- Ideal memory
  - Access time of SRAM
  - Capacity and cost/GB of disk

### Wishful Memory

- So far we imagined/assumed
  - a program owns one big instruction memory and one data memory
  - One cycle per stage…

"Ideally one would desire an indefinitely large memory capacity such that any particular word would be immediately available. . . "


- Arthur Burks, Herman Goldstine, and John von Neumann, 1946







#### What is the problem?



**CPU** 

**Main Memory** 

- + big
- slow
- far away

SandyBridge Motherboard, 2011 http://news.softpedia.com


#### The Need for Speed

- Instruction speeds:
  - add,sub,shift: 1 cycle
  - mult: 3 cycles
  - load/store: 100 cycles
    - off-chip 50(-70)ns
    - 2(-3) GHz processor ~ 0.5 ns clock cycle

#### The truth


- Can't afford/don't need as much memory as size of address space
- Can't find memory technology that is affordable in GByte and also cycle in GHz

#### **Processor-DRAM Gap (Latency)**



- 1980 microprocessor executes ~one instruction in same time as DRAM access
- 2020 microprocessor executes ~1000 instructions in same time as DRAM access
- Slow DRAM access has disastrous impact on CPU performance!

#### What is the solution here?




Intel Pentium 3, 1999

#### Cache


A CPU cache is a hardware cache used by the CPU of a computer to reduce the average cost (time or energy) to access data from the main memory. A cache is a smaller, faster memory (than main memory), located closer to a processor core, which stores copies of the data from frequently used main memory locations. Most CPUs have a hierarchy of multiple cache levels (L1, L2, often L3, and rarely even L4), with different instruction-specific and data-specific caches at level 1.

(source: Wikipedia)




Source: wiki

#### **Memory Hierarchy Levels**




Intel Haswell Processor, 2013

### **Memory Hierarchy**




# **Memory Hierarchy in RISC-V**



#### **Principle of Locality**

- Programs access a small proportion of their address space at any time
- Temporal locality
  - Items that are accessed recently are likely to be accessed again soon
  - e.g., instructions in a loop
- Spatial locality
  - Items near those that are accessed recently are likely to be accessed soon
  - E.g., sequential instruction access, array data

### Life is full of Locality



- Last Called
- Speed Dial
- Favorites Contacts








Image: Internet

### **Principle of Memory Access**

- Taking Advantage of Locality
- If a word of data/instruction is referenced
  - Copy this recently accessed word (temporal locality) and nearby items (spatial locality) together as a **block** from lower level memory to higher level memory (Hard Drive → Main memory or Main memory → Cache)

## **Access the Memory Hierarchy**



Concepts:


- Block (aka line)
  - Unit of data referencing to take advantage of temporal and spatial locality
  - May be one or multiple words
  - Block also has an address

#### Block, Word, Byte Addresses

Byte address vs. word address (assume 16-bit address)


Example: one word has 4 bytes

Byte offset




- Word address vs. block address (block number)
  - Example: one block has 2 words (8 bytes)

Word offset




## **Access the Memory Hierarchy**



Concepts:

- Hit
  - If accessed data is present in upper level, access satisfied by upper level
- Hit rate: hits/accesses
- Hit time: time to access a memory including
  - Time to determine whether a hit or miss, and
  - Time to pass block to requestor

## **Access the Memory Hierarchy**




Concepts:

- Miss
  - If accessed data is absent
  - Block copied from lower to higher level
  - Then accessed data supplied from upper level
- Time taken: miss penalty
- Miss rate: misses/accesses
  - = 1 hit rate

#### **Miss Penalty**

- Miss (time) penalty
  - Time to fetch a block from lower level upon a miss, including
    - Time to access the block
    - Time to transfer it between levels
    - Time to overwrite the higher level block
    - Time to pass block to requestor

#### **Cache Hit or Miss**



#### Cache Miss

■ Assume a cache with 1-word blocks X<sub>1</sub>, ..., X<sub>n-1</sub>. Now CPU requests X<sub>n</sub>

X <sub>4</sub>
X <sub>1</sub>
X <sub>n-2</sub>
X <sub>n-1</sub>
X <sub>2</sub>
X <sub>3</sub>

$X_4$
X <sub>1</sub>
$X_{n-2}$
X <sub>n-1</sub>
$X_2$
$X_n$
X <sub>3</sub>

- a. Before the reference to  $X_n$  b. After the reference to  $X_n$


- Miss. Then X<sub>n</sub> is brought in from lower level
- But
  - How do we know if there is a hit or miss?
  - Where do we look?

#### **Direct Mapped Cache**

- Direct mapped cache: each (main) memory location corresponds to one choice in cache
- How to map?
- Location of a block in cache is determined by address of the requested word
  - Given word address, we can get block address (block number)
  - Cache location (or cache block index) =
     (Block address in memory) % (Number of blocks in cache) =
     lower M bits of block address in memory
     M = log<sub>2</sub>(Number of blocks in cache)
- Multiple memory locations correspond to one block in cache: n-to-1 mapping

#### **Direct Mapped Cache**

- Number of blocks in a cache is a power of 2
- Low-order bits of block address in memory = cache index




## Tags in Cache

- How do we know which block of data is present in cache since it's n-to-1 mapping?
  - Store part of block address together with the data when the data is copied to higher level
    - Only need to store the high-order bits of memory block address, excluding the *lower M bits of block* address (M = log<sub>2</sub>(Number of blocks in cache))
    - Called tag

### Direct Mapped Cache Example

- 8-block cache
- 1 word per block (word address = block address)



#### **Search Data in Cache**

you want....."


- Waste searching time if there is no valid data in a location
  - Valid bit: 1 = present, 0 = not present
  - Initially 0 (N), to improve search speed


Index "Give me a data Tag Data /instruction." 000 Ν 001 010 N "I don't yet have it because there is 011 N no valid data at all." 100 N (miss) 101 N 110 Ν or "There is a data, let 111 Ν me see if it's what

Processor

### Cache Example 1

- 8-block cache
- 1 word per block (word address = block address)
- direct mapped
- Assuming 7-bit byte addresses sent by CPU







#### **Cache Miss**


- On cache hit, pipeline proceeds normally
- On cache miss
  - Stall the CPU pipeline
    - Using processor control unit and a cache controller
    - Freeze registers and wait for memory
  - Fetch block from next level of hierarchy

#### **Cache Miss**





byte offset 00 are omitted



 Word Addr
 Data

 00000(0)
 0x81230431

 00001(1)
 0xABCD3305

 ...
 ...

 10101(21)
 0x12345678

 10110(22)
 0x05ACF011

 ...
 ...

 11110(30)
 0x00000000

 11111(31)
 0x000000000

**Cache memory** 

Main memory

lw R2 ←	mem[26]		
Requested mem addr	Block (word) Addr	Hit/miss	Cache block
11010 00	11 010	Miss	010


Index	V	Tag	Data
000	Z		
001	Z		
010	Y	11	0x5DC60007
011	Ν		
100	Ν		
101	N		
110	Υ	10	0x05ACF011
111	N		

**Cache memory** 

Word Addr	Data
00000 (0)	0x81230431
00001 (1)	0xABCD3305
	•••
10101 (21)	0x12345678
10110 (22)	0x05ACF011
11010 (26)	0x5DC60007
11110 (30)	0x00000000
11111 (31)	0x00000000

**Main memory** 

	Requested mem addr	Block (word) Addr	Hit/miss	Cache block
lb R3 ← mem[22]byte1	10110 01	10 110	Hit	110
sw R4 → mem[26]	11010 00	11 010	Hit	010



Hit due to temporal locality

R3

FFFFFFF0

Rec	quested		Block (word)		ck (word) Hit/miss		е	Word Addr	Data
	em Addr		Addr		\ /		k	00000(0)	0x81230431
1000	1000000(lw)		10 000		Miss	000		00001(1)	0xABCD3305
000110	0001100(sw R5)		00 011		Miss	011		00010(2)	0xFFFF0001
1000	000(lv	v)	1	0 000 Hit		000		00011(3)	0xFFFF0002
Index	V	Ta	ag		Data			10000(16)	0x8765ABCD
000	Υ	1	0	0x8	765ABCD				
001	N							10101(21)	0x12345678
010	Υ	1	1		(R4)			10110(22)	0x05ACF011
011	Υ	0	0	0xFFFF0002→(F		<b>R5</b> )			
100	N							11010(26)	0x5DC60007
101	N							` ,	
110	Υ	1	0	0x0	5ACF011			11110(30)	0x00000000
111	N							11111(31)	0x00000000

	uested		Block (word)		· /		Word Addr	Data
mem	mem Addr		A	ddr		block	00000(0)	0x81230431
10010	1001000(lw)		00(lw) 10		Miss	010	00001(1)	0xABCD3305
			ırrantl	v occupi	ed by Mer	 m[26]	00010(2)	0xFFFF0001
			arrenu,	y Occupi	ed by Mei	Π[ΖΟ]	00011(3)	0xFFFF0002
Index	V	1	Гад		Data			•••
000	Υ		10	0x8	B765ABCI	O	10000(16)	0x8765ABCD
001	N						10001(17)	0x12345678
010	Υ		10	(R4)	>0x0000F	F00	10010(18)	-0x0000FF00
011	Υ		00		(R5)			
100	N						11010(26)	0x5DC60007
101	N							
110	Υ		10	0x	0x05ACF011		11110(30)	0x00000000
111	N						11111(31)	0x00000000