
Topic 10

Memory Hierarchy

- Cache (2)

RISC-V Pipeline Architecture



Block Size Considerations

- Larger blocks should reduce miss rate
 - Due to spatial locality
- But in a fixed-sized cache
 - Larger blocks ⇒ fewer of them
 - More competition ⇒ increased miss rate
- Larger miss penalty
 - Primarily result of longer time to fetch block
 - Latency to first word
 - Transfer time for the rest of the block
 - Can override benefit of reduced miss rate
 - Early restart and critical-word-first can help

Cache Example 2

- 4-block cache
- 2 words per block
- direct mapped
- Assuming 7-bit byte addresses



lw R1 ←	mem[2	22]	
Requested mem addr	word addr	Hit/miss	Cache block
10110 00	10 11 0	Miss	11

Word Addr	Data
00000 (0)	0x81230431
00001 (1)	0xABCD3305
00010 (2)	0xFFFF0001
00011 (3)	0xFFFF0002
10110 (22)	0x05AC0011
10111 (23)	0x0000FFEE

Index	V	Tag	Word 0	Word 1
00	Ν			
01	Z			
10	Z			
11	Υ	10	Mem[22]	Mem[23]

R1

10111 (23)	0x0000FFEE
10110 (26)	0x1153A4D6
10111 (27)	0xAABB1234
11110 (30)	0x00000000
11111 (31)	0x00000000

sw x0 \rightarrow mem[23] lw R2 \leftarrow mem[27]						
Requested mem addr	word addr	Hit/miss	Cache block			
10111 00	10 11 1	Hit _K	11			
11011 00	11 01 1	Miss	01			

Hit due to spatial locality

Index	V	Tag	Word 0	Word 1
00	Z			
01	Υ	11	Mem[26]	Mem[27] 4
10	Ν			
11	Υ	10	Mem[22]	0

Word Addr	Data
00000 (0)	0x81230431
00001 (1)	0xABCD3305
00010 (2)	0xFFFF0001
00011 (3)	0xFFFF0002
10110 (22)	0x05AC0011
10111 (23)	0x0000FFEE
11010 (26)	0x1153A4D6
11011 (27)	0xAABB1234
11110 (30)	0x00000000
11111 (31)	0x00000000

lw R3 ← mem[6]							
Requested mem addr	Word addr	Hit/miss	Cache block				
00110 00	00 11 0	miss	11				

Index V		Tag	Word 0	Word 1	
00 N					
01	Y	11	Mem[26]	Mem[27]	
10	Z				
11	Υ	00	Mem[6]	Mem[7]	

N-to-1 mapping causes competition, original block was replaced

	Word Addr	Data
	00000 (0)	0x81230431
_	00110 (6)	0xFFFF0126
	00111 (7)	0xFFFF0127
	10110 (22)	0x05AC0011
	10111 (23)	0x0000FFEE
		• • •
	11010 (26)	0x1153A4D6
	11011 (27)	0xAABB1234
	11110 (30)	0x00000000
	11111 (31)	0x00000000

lw R4 ← mem [22]]	Word Addr	Data	
		eque		Word	Hit/m	niss	Cache	1	00000 (0)	0x81230431
	m	nem a	addr	addr			block	1		
\parallel L	1	0110	00	10 11 0	mis	miss 11			00110 (6)	0xFFFF0126
								00111 (7)	0xFFFF0127	
Ind	ex	V	Tag	Word	0	Wo	ord 1			
	00	N	149	11010					10110 (22)	0x05AC0011
	01	Υ	11	Mem[2	61	Mer	n[27]		10111 (23)	0x0000FFEE
	10	N			-					
	11	Υ	10	Mem[2	21	Mer	n[23]		11010 (26)	0x1153A4D6
		•	10	Monitz	-1		n[20]	J	11011 (27)	0xAABB1234
								•••		
Rep	Replaced again								11110 (30)	0x00000000
	epiaceu agairi								11111 (31)	0x00000000

Example 3: Larger Block Size

- 64 blocks, 4 words/block
 - What cache block number does byte address 1200 map to?
 - Word number = 1200/4 = 300
 - Block (address) number = 300/4 = 75
 - Block index in cache = 75 modulo 64 = 11

31	10 9	4	3	2 1	0
Tag	l l	ndex	Word Offset	Byte Offse	et
22 bits	•	6 bits	2 bits	_	

Cache Size in Bits

Given

- 32-bit byte address
- 2ⁿ blocks in cache
- 2^m words per block, 2^{m+2} bytes
- Size of tag field = 32 (n + m + 2)
 - n bits to index blocks in cache
 - m bits used to select words in a block
 - 2 bits used to select the 4 bytes in a word
 - Tag field decreases when n and m increase
- Cache size = 2ⁿ × (block size + tag size + valid field size)

Class Exercise

- Given
 - 2K blocks in cache
 - 8 words in each block
 - 32-bit byte address 0x810023FE requested by CPU
- Show address of the target cache block and organization of the entire cache

Miss in Instruction Cache

- 1. Send original PC (PC 4) to memory
 - From the Adder
- 2. Read main (lower level) memory and wait for data
- 3. Write data into cache data field from main memory, write upper bits of address into cache tag field, set valid field
- 4. Restart the missing instruction

Miss in Data Cache – Reads


- 1. Hold the pipeline
- 2. Read main (lower level) memory and wait for data
- 3. Write data into cache data field from main memory, write upper bits of address into cache tag field, set valid field
- 4. Read cache again, proceed

Handling Data Writes – Write Through

- On data-write (e.g. sw) hit, could just update the block in cache
 - But then cache and memory would be inconsistent
- Write through: also update the word in memory

Write Through Example Word Addr

Requested mem addr	Word addr	Hit/miss	Cache block
00101 00	001 0 1	hit	0



				6	615
Index	V	Tag	Data	7	712
0	Υ	001	140	8	3
ſ			141 → 23	9	300
1	N			10	531
				11	153
				12	234
				13	912
				14	0


CPU

Data

141→23

Write Through Example Word Addr

Requested mem addr	Word addr	Hit/miss	Cache block
00100 00	001 0 0	hit	0



				6	615
Index	V	Tag	Data	7	712
0	Y	001	140→36	8	3
1			23	9	300
1	N			10	531
				11	153
				12	234
				13	912

Data

140→36

Handling Data Writes – Write Through

- But makes writes take longer time
 - Must wait till the update finishes
 - e.g., if base CPI = 1, 10% of instructions are stores, write to memory takes 100 cycles
 - Effective CPI = base CPI + write time (cycles) per instruction
 - Effective CPI = $1 + 0.1 \times 100 = 11$

Handling Data Writes – Write Through

- Even worse for write miss
 - Detect a miss on target address
 - Fetch the block from main memory to cache
 - Overwrite the word in cache
 - Write the block back to main memory

Write Through Example

Requested mem addr	Word addr	Hit/miss	Cache block
01010 00	010 1 0	miss	1

R4 87 R5 62 R6 99 R7 178	sw R1→mem[5] sw R2→mem[4] Sw R4→mem[10]	R0 R1 R2 R3	20 23 36 15

Index	V	Tag	Data
0	Υ	001	36
			23
1	N		

Word Addr

Data

Miss

Write Through Example Word Addr 0

Requested mem addr	Word addr	Hit/miss	Cache block
01010 00	010 1 0	miss	1

SW	R1→mem[5]		
	R2 → mem [4]	R0	20
SW	R4→mem[10]	R1	23
		R2	36
		R3	15
		R4	87
		R5	62
		R6	99
		R7	178

Index	Index V Tag Data							
0	0 Y 001 36							
23								
1 Y 010 531								
135								
Fetch block								

Data

Write Through Example Word Addr 0

Requested mem addr	Word addr	Hit/miss	Cache block
01010 00	010 1 0	hit	1

sw R	R1→mem[5] R2→mem[4] R4→mem[10]	R0 R1 R2 R3	 20 23 36 15
		R4 R5 R6	87 62 99
		R7	178

Index	V	Tag	Data
0	Y	001	36
			23
1	Υ	010	531 → 87
			135
\//	rite	. Th	rough

'


Data

Write Buffer

- Solution to time consuming write through technique (for both hit and miss)
 - Buffer stores data to be written to memory
 - May have one or more entries
 - CPU proceeds to next step, while letting buffer to complete write through
 - Frees buffer when completing write to memory
 - CPU stalls if buffer is full

Write Through with Buffer 0

Requested mem addr	Word addr	Hit/miss	Cache block
01010 00	010 1 0	hit	1



				6	615
Index	V	Tag	Data	7	712
0	Υ	001	36	8	3
,			23	9	300
1	Y	010	5 31 → 87	10	531→87
			135	11	135
				12	234
		3	37	13	912
		Bu	ffer	14	0
				15	10

CPU

Data

Handling Data Writes – Write Back

- Alternative of write through: On data-write hit, just update the block in cache
 - CPU keeps track of whether each block is dirty (updated with new values)
- Write a block back to memory
 - Only when a dirty block has to be replaced (on miss)
 - More complex than write through

Requested mem addr	Word addr	Hit/miss	Cache block
00101 00	001 0 1	hit	0
01011 00	010 1 1	hit	1

			_
lw R3←mem[5]			
lw R7←mem[11]	R0	20	
sw R6 \rightarrow mem[11]	R1	23	Indx V D Ta
sw R5 \rightarrow mem[10]			0 Y 0 00
sw R7 \rightarrow mem[6]	R2	36	
sw R0 \rightarrow mem[13]	R3	23	1 Y 0 01
	R4	87	
	R5	62	
	R6	99	
	R7	135	

0	110
1	120
2	133
3	233
4	36
5	23
6	615
7	712
8	3
9	300
10	87
11	135
12	234
13	912
14	0
15	10

Data

Word Addr

Data

36

23

87


Requested mem addr	Word addr	Hit/miss	Cache block
01011 00	010 1 1	hit	1


lw	R3←mem[5]		
lw	R7←mem[11]	R0	20
SW	R6→mem[11]	R1	23
SW SW	R5→mem[10] R7→mem[6]	R2	36
SW	R0→mem[13]	R3	23
		R4	87
		R5	62
		R6	99
		R7	135
			_,00
		•••	•••

Indx	V	D	Tag	Data
0	Υ	0	001	36
				23
1	Y	1	010	87
				135→99

Write cache, Dirty

Requested mem addr	Word addr	Hit/miss	Cache block
01010 00	010 1 0	hit	1





Write cache, Dirty

Requested mem addr	Word addr	Hit/miss	Cache block
00110 00	00110	miss	1

lw	R3←mem[5]		
lw	R7←mem[11]	R0	20
SW SW	R6→mem[11] R5→mem[10]	R1	23
SW	R7→mem[6]	R2	36
SW	R0→mem[13]	R3	23
		R4	87
		R5	62
		R6	99
		R7	135

Indx V D Tag Data 0 Y 0 001 36 23 1 Y 1 010 62 99

Miss match


Miss

Word Addr		Data	
		0	110
	. 1	1	120
ne blo	CK	2	133
1		3	233
		4	36
		5	23
		6	615
ata	l	7	712
6		8	3
23		9	300
2		10	87
9		11	135
		12	234
		13	912
		14	0

CPU

Requested mem addr	Word addr	Hit/miss	Cache block
00110 00	001 1 0	miss	1

lw	R3←mem[5]		
lw	R7←mem[11]	R0	20
SW	$R6 \rightarrow mem[11]$		
SW	R5→mem[10]	R1	23
sw	R7→mem[6]	R2	36
SW	R0→mem[13]	R3	23
		R4	87
		R5	62
		R6	99
		R7	135




Word Addr

Data

CPU

Requested mem addr	Word addr	Hit/miss	Cache block
00110 00	001 1 0	miss	1


lw	R3←mem[5]		
lw	R7←mem[11]	R0	20
SW	R6→mem[11]	R1	23
SW SW	R5→mem[10] R7→mem[6]	R2	36
SW	R0→mem[13]	R3	23
		R4	87
		R5	62
		R6	99
		R7	135




Data

Word Addr

Requested mem addr	Word addr	Hit/miss	Cache block
00110 00	001 1 0	miss	1






Word Addr

Data

CPU

Requested mem addr	Word addr	Hit/miss	Cache block
00110 00	001 1 0	hit	1

lw	R3 ← mem[5]		
lw	R7←mem[11]	R0	20
SW	R6→mem[11]	R1	23
SW	R5→mem[10]	R2	36
SW	R7→mem[6]		30
SW	R0→mem[13]	R3	23
		R4	87
		R5	62
		R6	99
		R7	135




Data

Word Addr

Requested mem addr	Word addr	Hit/miss	Cache block
01101 00	011)0 1	miss	0

 $1 \text{w} R3 \leftarrow \text{mem}[5]$ lw R7←mem[11] R0 20 sw R6 \rightarrow mem[11] **R1** 23 sw R5 \rightarrow mem[10] 36 R2 $R7 \rightarrow mem [6]$ sw $R0 \rightarrow mem[13]$ R3 23 87 R4 R5 62 R6 99 135 R7

Miss match




Miss

Word Addr		Data
	0	110
م امام	1	120
e blocl	2	133
0	J 3	233
	4	36
	5	23
	6	615
ata	7	712
86	8	3
23	9	300
35	10	62
12	11	99
	12	234
	13	912
	14	0
	15	10
		· · · · · · · · · · · · · · · · · · ·

Requested mem addr	Word addr	Hit/miss	Cache block
01101 00	011 0 1	miss	0

lw R3←mem[5] R7←mem[11] R0 20 $R6 \rightarrow mem [11]$ **R1** 23 $R5 \rightarrow mem [10]$ 36 R2 $R7 \rightarrow mem [6]$ $R0 \rightarrow mem[13]$ R3 23 R4 87 **R5** 62 R6 99 R7 135



Replace directly

Not Dirty,

Word Addr

Data

110

120

133

233

36

23

615

712

3

300

62

99

234

912

0

10

4


13


14

15

CPU

Requested mem addr	Word addr	Hit/miss	Cache block
01101 00	011 0 1	hit	0





Data

Word Addr

Write Through/Back Sequences

- Write back sequence
 - Two steps:
 - 1. check match,
 - 2. write data
 - Otherwise, will destroy the mismatch block, and there is no backup copy
 - May use write buffer
 - Writing buffer and checking match simultaneously


Write Through/Back Sequences

- Write through sequence
 - Write data
 - Check for match
- Simultaneously in one step
- Mismatch doesn't matter
 - Because the mismatch block to be replaced anyway
- For hit, saves a step, less time for write through

Write Allocation on Miss

- Ways of cache handlings for write-through
 - Write Allocate
 - Allocate cache block on miss by fetching corresponding memory block
 - Update cache block
 - Update memory block
 - No Write Allocate
 - Write around: write directly to memory
 - Then fetch from memory to cache
- For write-back
 - Usually fetch the block (write allocate)

Write Through with no Write Allocation



Source: Wikipedia.org

Write Back with Write **Allocation**


Memory request Read Write Request type Yes Yes Cache hit? Cache hit? Νo No Locate a cache Locate a cache block to use block to use Yes Yes Is it 'dirty'? Is it 'dirty'? Write its previous Write its previous No No data back to the data back to the lower memory lower memory Read data from Read data from lower memory into lower memory into the cache block the cache block Write the new Mark the cache data into the block as 'not dirty' cache block Mark the cache Return data block as 'dirty' Done 40

Source: Wikipedia.org

Example: Intrinsity FastMATH

- Intrinsity
 - Fabless microprocessor company
 - Acquired by Apple in 2010
- FastMATH Embedded MIPS processor
 - 12-stage pipeline
 - Instruction and data access on each cycle
 - Split cache: separate I-cache and D-cache
 - Each 16KB: 256 blocks × 16 words/block
 - D-cache: write-through or write-back
- SPEC2000 miss rates
 - I-cache: 0.4%
 - D-cache: 11.4%

Example: Intrinsity FastMATH



Measuring Cache Performance

- Components of CPU time
 - Program execution cycles
 - Include cache hit time
 - Plus, memory stall (miss) cycles
 - Mainly from cache misses
- With simplified assumptions:

Memory stall cycles

$$= \frac{Instructions}{Program} \times \frac{Misses}{Instruction} \times Miss penalty$$

Cache Performance Example

Given


- I-cache miss rate = 2% (2 misses per 100 instructions)
- D-cache miss rate = 4% (4 misses per 100 memory access instructions)
- Miss penalty = 100 cycles
- Base CPI (ideal cache) = 2
- Load & stores are 36% of instructions
- Miss cycles per instruction
 - I-cache: 100% × 2% × 100 = 2
 - D-cache: $36\% \times 4\% \times 100 = 1.44$
- Total CPI = base CPI + Miss (stall) cycles per instruction
 - Actual CPI = 2 + 2 + 1.44 = 5.44
 - Ideal CPU is 5.44/2 =2.72 times faster

Reducing Miss Penalty by Main Memory organization

- Use DRAMs for main memory
 - Fixed width (e.g., 1 word)
 - Connected by fixed-width bus
 - Bus clock is typically slower than CPU clock
- Example cache block read
 - 1 bus cycle for address transfer
 - 15 bus cycles per DRAM access
 - 1 bus cycle per data transfer

Reducing Miss Penalty

by Increasing Memory Bandwidth




- For 4-word block, 1-word-wide DRAM
 - Miss penalty = $1 + 4 \times 15 + 4 \times 1 = 65$ bus cycles
 - Bandwidth = 16 bytes / 65 cycles = 0.25 B/cycle

a. One-word-wide memory organization

Reducing Miss Penalty


by Increasing Memory Bandwidth



- 2-word wide memory
 - Miss penalty = $1 + 2 \times 15 + 2 \times 1 = 33$ bus cycles
 - Bandwidth = 16 bytes / 33 cycles = 0.48 B/cycle

b. Wider memory organization

- 4-bank interleaved memory
 - Miss penalty = $1 + 15 + 4 \times 1 = 20$ bus cycles
 - Bandwidth = 16 bytes / 20 cycles = 0.8B/cycle



c. Interleaved memory organization