

Topic 4

Instruction Encoding

Representing Instructions

- Assembly instructions are translated into binary information
 - Called machine code
- RISC-V instructions are
 - Encoded as 32-bit words
 - Stored in 32-bit long memory locations
 - Small number of formats encode operation code (opcode), register numbers, ...
 - Regularity!

Representing Instructions

- Represent RISC-V instructions with 6 types (format)
 - R-type (Register)
 - I-type (Immediate)
 - S-type (Store)
 - U-type (Load upper immediate)
 - B-type (Branch), a.k.a. SB-type
 - J-type (Jump), a.k.a. UJ-type

Instruction Types

Type	Field							
Type	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits		
R-type	funct7	rs2	rs1	funct3	rd	opcode		
I-type	immediate[11:0	rs1	funct3	rd	opcode			
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode		
B-type	immed[11,9:4]	rs2	rs1	funct3	immed[3:0,10]	opcode		
U-type	immediate[19:0]				rd	opcode		
J-type	immediate[19,9:0,10,18:11]				rd	opcode		


R-type

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Instruction fields

- opcode: operation code
- rd: destination register number
- funct3: 3-bit function code (additional opcode)
- rs1: the first source register number
- rs2: the second source register number
- funct7: 7-bit function code (additional opcode)

R-type Example




0000 0001 0101 1010 0000 0100 1011 $0011_2 = 015A04B3_{16}$

I-type

Immediate[11:0]	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits


- Immediate arithmetic instructions
 - rs1: source register number
 - immediate: constant operand
 - 2's complement, sign extended
- load instructions
 - rs1: base address register number
 - immediate: offset added to base address
 - 2s-complement, sign extended
- Design Principle 4: Good design demands good compromises
 - Keep formats as similar as possible

I-type Example 1




 $0000000010010100000010010010011_2 = 004A0493_{16}$

I-type Example 2




S-type



- For store instructions
- immediate: offset added to base address
- Design Principle 4: Good design demands good compromises
 - Keep formats as similar as possible
 - Split the 12-bit immediate so that rs1 and rs2 fields are always in the same positions in an instruction

S-type Example




1111111	01001	10100	010	11100	0100011
-1	9	20	2	-4	35

 $1111111101001101000101111000100011_2 = FE9A2E23_{16}$

B-type

- beq, bne, blt, bge, bltu, bgeu
- Most branch targets are near branch
 - Forward or backward
 - So 12-bit signed immediate is enough
- B type:




Branch Target address (Target PC)

= Current PC + immediate × 2

Note: This means the Target PC will always be an even number

B-type Example






immediate = (Branch Target – Current PC) >> 1 e.g. immediate = -4 = 1_1_1111__1100

-1 21 20 0 25	99


111111111010110100000110011100011₂ = FF5A0CE3₁₆

U-type




 For load upper immediate lui instruction (and auipc)

U-type Example



 $00010010001101000101101000110111_2 = 12345A37_{16}$


J-type




- For Jump and link (jal)
 - x1 <= PC + 4, x1: return address reg.</p>
 - PC <= Target PC</p>
 - = Current PC + immediate × 2
- Jump instruction uses 20-bit immediate for larger jumping range

J-type Example

jal x1, Target



immediate = (Target PC – Current PC) >> 1 e.g. immediate = 14 = **0_0000000_0_0000001110**




 $000000111000000000000011101111_2 = 01C000EF_{16}$

Performance Considerations


Turne	Field							
Type	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits		
R-type	funct7	rs2	rs1	funct3	rd	opcode		
I-type	immediate[11:	rs1	funct3	rd	opcode			
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode		
B-type	immed[11,9:4]	rs2	rs1	funct3	immed[3:0,10]	opcode		
U-type	immediate[19:0]				rd	opcode		
J-type	immediate[19,9:0,10,18:11]				rd	opcode		

- In B-type (SB-type) and J-type (UJ-type), immediate bits are swirled around
 - Create difficulty for assemblers
 - But save hardware (muxes) on the critical path

RISC-V Addressing Summary







Big Picture – CPU and Data

