

REF Schematic for RK3568

Main Functions Introduction

- 1)PMIC: RK809-5+DiscretePower
- 2)RAM: DDR4 2x16Bit-----Default
Option:LPDDR4/4x 1X32bit(200ball)
Option:DDR3 4x16bit
Option:DDR3 4x16bit+2x16bit ECC
Option:DDR4 2x16bit+1x16bit ECC
Option:LPDDR3 1x32bit(178ball)
Option:DDR4 4x16bit
- 3)ROM: eMMC-----Default
Option:Nand Flash
Option:SPI Falsh
- 4)Support:1 x Micro SD Card3.0
- 5)Support:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2 -----Default
Option:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
- 6)Support:1 x USB2.0 HOST2+ 1 x USB2.0 HOST3 -- -----Default
- 7)Support:4G module Via MiniPCIe2.0 Slot With PCIE2.0 and USB2.0 HOST3 function -----Option
- 8)Support:2 x 1Lane PCIe3.0 Connector (RC Mode) -----Default
Option:1 x 2Lanes PCIe3.0 Connector (RC Mode)
Option:1 x 2Lanes PCIe3.0 Connector (EP Mode)
- 9)Support:1 x HDMI2.0 TX
- 10)Support:1 x LCM MIPI DSI TX0 -----Default
Option:1 x LCM MIPI DSI TX1
Option:1 x LCM LVDS TX
Option:1 x LCM Dual MIPI DSI TX
Option:1 x LCM eDP TX
- 11)Support:1 x VGA OUT -----Default
- 12)Support:1 x 4Lanes Camera MIPI CSI RX -----Default
Option:2 x 2Lanes Camera MIPI CSI RX
Option:1 x HDMI1.4 RX(HDMI to MIPI CSI)
- 13)Support:a/b/g/n/ac 2X2 SDIO WIFI5+BT5.0+PCM -----Default
Option:a/b/g/n/ac 1X1 SDIO WIFI+BT+PCM
Option:a/b/g/n/ac/ax 2X2 PCIe WIFI6+BT5.0+PCM
- 14)Support:1 x 10/100/1000 Ethernet(RGMII1_M1) -----Default
Option:1 x 10/100/1000 Ethernet(RGMII0)
Option:1 x 10/100/1000 PCIe Ethernet Card
- 15)Support:1 x Headphone output -----Default
- 16)Support:1 x ECM MIC + 1 x Speaker out -----Default
Option:4 x MEMS MIC + 1 x Speaker out + Loopback or 2 x MEMS MIC + 1 x Speaker out + Loopback
Option:4 x MEMS MIC + 2 x Speaker out + Loopback
- 17)Support:1 x IR Receiver -----Default
- 18)Support:Array Key (MENU,VOL+,VOL-,ESC),Reset,Power on/off Key
- 19)Support:3 x UART + 1 x RS485 + 1 x CAN FD (Option)
- 20)Support:Debug UART and ARM JTAG


 瑞芯微电子		Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH				
File:	00.Cover Page				
Date:	Thursday, February 04, 2021		Rev:	V1.0	
Designed by:	Zhangtz	Reviewed by:	Default	Sheet	1 of 69

Table of Content

Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Diagram	Default
Page 6	05.Power Sequence/IO Domain Map	Default
Page 7	06.Reset Signal Map/Clock Map	Default
Page 8	07.UART Map	Default
Page 9	08.I2C Bus Map	Default
Page 10	09.PCIE30/MULTI_PHY/VOP Fun Map	Default
Page 11	10.RK3568_Power/GND	Default
Page 12	11.RK3568_DDR PHY	Default
Page 13	12.RK3568_OSC/PLL/PMUIO	Default
Page 14	13.RK3568_Flash/SD Controller	Default
Page 15	14.RK3568_USB/PCIE/SATA PHY	Default
Page 16	15.RK3568_SARADC/GPIO	Default
Page 17	16.RK3568_VI Interface	Default
Page 18	17.RK3568_VO Interface_1	Default
Page 19	18.RK3568_VO Interface_2	Default
Page 20	19.RK3568_Audio Interface	Default
Page 21	20.Power_DC IN	Default
Page 22	21.Power_PMIC	Default
Page 23	22.Power_Ext Discrete/RTC IC	Default
Page 24	23.Power_Flash Power Manage	Default
Page 25	25.USB2/USB3 Port	Default
Page 26	31.DRAM-DDR3_4X16Bit_96P	Option
Page 27	32.DRAM-DDR3_4X16+ECC_2X16_96P	Option
Page 28	33.DRAM-DDR4_2x16bit_96P	Default
Page 29	34.DRAM-DDR4_4x16Bit_96P	Option
Page 30	35.DRAM-DDR4_96P_2X16+ECC_1X16	Option
Page 31	36.DRAM-LPDDR3_1X32bit_178P	Option
Page 32	38.DRAM-LPDDR4X_1X32bit_200P	Option
Page 33	40.Flash-eMMC Flash	Default
Page 34	41.Flash-Nand Flash	Option
Page 35	42.Flash-MicroSD Card	Default
Page 36	43.Flash-SPI Flash	Option
Page 37	45.VI-Camera_Power	Default
Page 38	47.VI-Camera_MIPI_CSI_1x 4Lanes	Default
Page 39	48.VI-Camera_MIPI_CSI_2x 2Lanes	Option
Page 40	49.VI-HDMI1.4 RX(To MIPICSI RX)	Option
Page 41	50.VO-HDMI2.0 TX	Default
Page 42	52.VO-LCM_MIPI_DSI_TX0/TX1	Default
Page 43	53.VO-LCM_Dual MIPI_DSI TX	Option
Page 44	54.VO-LCM_LVDS TX	Option
Page 45	56.VO-LCM_eDP TX	Option
Page 46	58.TP Connector_COF	Default
Page 47	59.VO-VGA Output(eDP To VGA)	Default
Page 48	60.WIFI/BT-SDMMC1_1T1R + UART	Option
Page 49	62.WIFI/BT-SDMMC1_2T2R + UART	Default
Page 50	64.WIFI6/BT-PCIE_2T2R + UART	Option
Page 51	67.Ethernet-GEPHY_RGMII0	Option
Page 52	68.Ethernet-GEPHY_RGMII1_M1	Default
Page 53	69.Ethernet-PCIE Ethernet	Option

Page 54	70.Audio-Headphone Port	Default
Page 55	71.Audio-SingleMic+RK809_SPK	Default
Page 56	72.Audio-MicArray+RK809_SPK	Option
Page 57	74.Audio-MicArray+EXT_Dual_SPK	Option
Page 58	82.SATA-SATA3.0 Slot_7P	Default
Page 59	83.PCIE-PCIE2.0_1x1Lane_RC_36P	Option
Page 60	84.PCIE-PCIE3.0_1x2Lanes_RC_64P	Option
Page 61	85.PCIE-PCIE3.0_2x1Lane_RC_32P	Default
Page 62	86.PCIE-PCIE3.0_1x2Lanes_EP_64P	Option
Page 63	87.MiniPCIE2.0 Slot_With 4G Fun	Option
Page 64	90.IR Receiver	Default
Page 65	91.Debug UART	Default
Page 66	92.KEY Array/SARADC	Default
Page 67	93.LED/HW_ID/BOM_ID	Default
Page 68	95.UART/RS485/CAN Port	Default
Page 69	99.Mark/Hole/Heatsink	Default
Page 70		
Page 71		
Page 72		
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

NOTE 1:


Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted


NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.


Rockchip Confidential

		Rockchip Electronics Co., Ltd	
瑞芯微电子			
Project:	RK3568_AIoT_REF_SCH		
File:	02.Revision History		
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	3 of 69


RK3568 Ref Block Diagram(Default configuration)



Default Power Diagram



Power Sequence



Rockchip Confidential



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DDR4)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (DDR4 or DDR4L)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

Default IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	





If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

Default Reset Signal Map




Rockchip Confidential

Default Clock Map



Note:
The power off hold time scheme is required,
It is recommended to use external RTC IC

Default UART Map



Note:
M0 M1 M2 indicates that the same function is multiplexed to different IO
When selecting, only M0 or M1 or M2 can be selected
eg:Not supported UART1_TX_M0 and UART1_RX_M1 combination

Project: RK3568_AIoT_REF_SCH		Rev: V1.0	
File: 07.UART Map		Sheet: 8 of 69	
Date: Thursday, February 04, 2021	Designed by: Zhangtz	Reviewed by: Default	
Rockchip 瑞芯微电子		Rockchip Electronics Co., Ltd	


Default I2C Map

Note:

M0 M1 M2 indicates that the same function is multiplexed to different IO. When selecting, only M0 or M1 or M2 can be selected


eg:
Not supported I2C1_SCL_M0 and I2C1_SDA_M1 combination

RK3568




Rockchip Confidential


MULTI_PHY0/1/2 Path Map




VOP Path Map



USB3.0 OTG0




USB3.0 HOST1




PCIE3.0 PHY

Option1	PCIE3.0 x2Lane	PCIE30_REFCLK (RC/EP:input)	PCIE30_TX0 PCIE30_RX0 PCIE30_TX1 PCIE30_RX1	PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn	RC or EP
Option2	PCIE3.0 x1Lane + PCIE3.0 x1Lane	PCIE30_REFCLK (RC:input)	PCIE30_TX0 PCIE30_RX0 PCIE30_TX1 PCIE30_RX1	PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn PCIE30X1_CLKREQn PCIE30X1_WAKEn PCIE30X1_PERSTn PCIE30X1_BUTTONRSTn	Only RC Only RC

PCIE3.0 REFCLK-RC Mode




PCIE3.0 REFCLK-EP Mode




PCIE2.1 PHY

MULTI_PHY2	PCIE2.1 x1Lane	PCIE20_REFCLK (RC:output)	PCIE20_TX PCIE20_RX	PCIE20_CLKREQn PCIE20_WAKEn PCIE20_PERSTn PCIE20_BUTTONRSTn	Only RC
------------	----------------	---------------------------	------------------------	--	---------

PCIE2.1 REFCLK-RC Mode



RK3568_ABCDE (Power&Gnd)



Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package


RK3568_F (DDR PHY)

	DDR4	LPDDR4	DDR3	LPDDR3
DOR_DQ0_A	P2			
DOR_DQ0_B	P3			
DOR_DQ0_C	P4			
DOR_DQ0_D	P5			
DOR_DQ0_E	P6			
DOR_DQ0_F	P7			
DOR_DQ0_G	P8			
DOR_DQ0_H	P9			
DOR_DQ0_I	P10			
DOR_DQ0_J	P11			
DOR_DQ0_K	P12			
DOR_DQ0_L	P13			
DOR_DQ0_M	P14			
DOR_DQ0_N	P15			
DOR_DQ0_O	P16			
DOR_DQ0_P	P17			
DOR_DQ0_Q	P18			
DOR_DQ0_R	P19			
DOR_DQ0_S	P20			
DOR_DQ0_T	P21			
DOR_DQ0_U	P22			
DOR_DQ0_V	P23			
DOR_DQ0_W	P24			
DOR_DQ0_X	P25			
DOR_DQ0_Y	P26			
DOR_DQ0_Z	P27			
DOR_DQ0_AA	P28			
DOR_DQ0_AB	P29			
DOR_DQ0_AC	P30			
DOR_DQ0_AD	P31			
DOR_DQ0_AE	P32			
DOR_DQ0_AF	P33			
DOR_DQ0_AG	P34			
DOR_DQ0_AH	P35			
DOR_DQ0_AI	P36			
DOR_DQ0_AJ	P37			
DOR_DQ0_AK	P38			
DOR_DQ0_AL	P39			
DOR_DQ0_AM	P40			
DOR_DQ0_AN	P41			
DOR_DQ0_AO	P42			
DOR_DQ0_AP	P43			
DOR_DQ0_AQ	P44			
DOR_DQ0_AR	P45			
DOR_DQ0_AS	P46			
DOR_DQ0_AT	P47			
DOR_DQ0_AU	P48			
DOR_DQ0_AV	P49			
DOR_DQ0_AW	P50			
DOR_DQ0_AX	P51			
DOR_DQ0_AY	P52			
DOR_DQ0_AZ	P53			
DOR_DQ0_BA	P54			
DOR_DQ0_BB	P55			
DOR_DQ0_BC	P56			
DOR_DQ0_BD	P57			
DOR_DQ0_BE	P58			
DOR_DQ0_BF	P59			
DOR_DQ0_BG	P60			
DOR_DQ0_BH	P61			
DOR_DQ0_BI	P62			
DOR_DQ0_BJ	P63			
DOR_DQ0_BK	P64			
DOR_DQ0_BL	P65			
DOR_DQ0_BM	P66			
DOR_DQ0_BN	P67			
DOR_DQ0_BO	P68			
DOR_DQ0_BP	P69			
DOR_DQ0_BQ	P70			
DOR_DQ0_BR	P71			
DOR_DQ0_BS	P72			
DOR_DQ0_BT	P73			
DOR_DQ0_BU	P74			
DOR_DQ0_BV	P75			
DOR_DQ0_BW	P76			
DOR_DQ0_BX	P77			
DOR_DQ0_BY	P78			
DOR_DQ0_BZ	P79			
DOR_DQ0_CA	P80			
DOR_DQ0_CB	P81			
DOR_DQ0_CC	P82			
DOR_DQ0_CD	P83			
DOR_DQ0_CE	P84			
DOR_DQ0_CF	P85			
DOR_DQ0.CG	P86			
DOR_DQ0_CH	P87			
DOR_DQ0_CI	P88			
DOR_DQ0_CJ	P89			
DOR_DQ0_CK	P90			
DOR_DQ0_CL	P91			
DOR_DQ0_CM	P92			
DOR_DQ0_CN	P93			
DOR_DQ0_CO	P94			
DOR_DQ0_CP	P95			
DOR_DQ0_CQ	P96			
DOR_DQ0_CR	P97			
DOR_DQ0_CS	P98			
DOR_DQ0_CT	P99			
DOR_DQ0_CU	P100			
DOR_DQ0_CV	P101			
DOR_DQ0_CW	P102			
DOR_DQ0_CX	P103			
DOR_DQ0_CY	P104			
DOR_DQ0_CZ	P105			
DOR_DQ0_DA	P106			
DOR_DQ0_DB	P107			
DOR_DQ0_DC	P108			
DOR_DQ0_DD	P109			
DOR_DQ0_DE	P110			
DOR_DQ0_DF	P111			
DOR_DQ0_DG	P112			
DOR_DQ0_DH	P113			
DOR_DQ0_DI	P114			
DOR_DQ0_DJ	P115			
DOR_DQ0_DK	P116			
DOR_DQ0_DL	P117			
DOR_DQ0_DM	P118			
DOR_DQ0_DN	P119			
DOR_DQ0_DO	P120			
DOR_DQ0_DP	P121			
DOR_DQ0_DQ	P122			
DOR_DQ0_DR	P123			
DOR_DQ0_DS	P124			
DOR_DQ0_DT	P125			
DOR_DQ0_DU	P126			
DOR_DQ0_DV	P127			
DOR_DQ0_DW	P128			
DOR_DQ0_DX	P129			
DOR_DQ0_DY	P130			
DOR_DQ0_DZ	P131			
DOR_DQ0_EA	P132			
DOR_DQ0_EB	P133			
DOR_DQ0_EC	P134			
DOR_DQ0_ED	P135			
DOR_DQ0_EE	P136			
DOR_DQ0_EF	P137			
DOR_DQ0_EG	P138			
DOR_DQ0_EH	P139			
DOR_DQ0_EI	P140			
DOR_DQ0_EJ	P141			
DOR_DQ0_EK	P142			
DOR_DQ0_EL	P143			
DOR_DQ0_EM	P144			
DOR_DQ0_EN	P145			
DOR_DQ0_EO	P146			
DOR_DQ0_EP	P147			
DOR_DQ0_EQ	P148			
DOR_DQ0_ER	P149			
DOR_DQ0_ES	P150			
DOR_DQ0_ET	P151			
DOR_DQ0_EU	P152			
DOR_DQ0_EV	P153			
DOR_DQ0_EW	P154			
DOR_DQ0_EX	P155			
DOR_DQ0_EY	P156			
DOR_DQ0_EZ	P157			
DOR_DQ0_FA	P158			
DOR_DQ0_FB	P159			
DOR_DQ0_FC	P160			
DOR_DQ0_FD	P161			
DOR_DQ0_FE	P162			
DOR_DQ0_FF	P163			
DOR_DQ0_FG	P164			
DOR_DQ0_FH	P165			
DOR_DQ0_FI	P166			
DOR_DQ0_FJ	P167			
DOR_DQ0_FK	P168			
DOR_DQ0_FL	P169			
DOR_DQ0_FM	P170			
DOR_DQ0_FN	P171			
DOR_DQ0_FO	P172			
DOR_DQ0_FP	P173			
DOR_DQ0_FQ	P174			
DOR_DQ0_FR	P175			
DOR_DQ0_FS	P176			
DOR_DQ0_FT	P177			
DOR_DQ0_FU	P178			
DOR_DQ0_FV	P179			
DOR_DQ0_FW	P180			
DOR_DQ0_FX	P181			
DOR_DQ0_FY	P182			
DOR_DQ0_FZ	P183			
DOR_DQ0_GA	P184			
DOR_DQ0_GB	P185			
DOR_DQ0_GC	P186			
DOR_DQ0_GD	P187			
DOR_DQ0_GE	P188			
DOR_DQ0_GF	P189			
DOR_DQ0_GG	P190			
DOR_DQ0_GH	P191			
DOR_DQ0_GI	P192			
DOR_DQ0_GJ	P193			
DOR_DQ0_GK	P194			
DOR_DQ0_GL	P195			
DOR_DQ0_GM	P196			
DOR_DQ0_GN	P197			
DOR_DQ0_GO	P198			
DOR_DQ0_GP	P199			
DOR_DQ0_GQ	P200			
DOR_DQ0_GR	P201			
DOR_DQ0_GS	P202			
DOR_DQ0_GT	P203			
DOR_DQ0_GU	P204			
DOR_DQ0_GV	P205			
DOR_DQ0_GW	P206			
DOR_DQ0_GX	P207			
DOR_DQ0_GY	P208			
DOR_DQ0_GZ	P209			
DOR_DQ0_HA	P210			
DOR_DQ0_HB	P211			
DOR_DQ0_HC	P212			
DOR_DQ0_HD	P213			
DOR_DQ0_HE	P214			
DOR_DQ0_HF	P215			
DOR_DQ0_HG	P216			
DOR_DQ0_HH	P217			
DOR_DQ0_HI	P218			
DOR_DQ0_HJ	P219			
DOR_DQ0_HK	P220			
DOR_DQ0_HL	P221			
DOR_DQ0_HM	P222			
DOR_DQ0_HN	P223			
DOR_DQ0_HO	P224			
DOR_DQ0_HP	P225			
DOR_DQ0_HQ	P226			
DOR_DQ0_HR	P227			
DOR_DQ0_HS	P228			
DOR_DQ0_HT	P229			
DOR_DQ0_HU	P230			
DOR_DQ0_HV	P231			
DOR_DQ0_HW	P232			
DOR_DQ0_HX	P233			
DOR_DQ0_HY	P234			
DOR_DQ0_HZ	P235			
DOR_DQ0_IA	P236			
DOR_DQ0_IB	P237			
DOR_DQ0_IC	P238			
DOR_DQ0_ID	P239			
DOR_DQ0_IE	P240			
DOR_DQ0_IF	P241			
DOR_DQ0_IG	P242			
DOR_DQ0_IH	P243			
DOR_DQ0_II	P244			
DOR_DQ0_IJ	P245			
DOR_DQ0_IK	P246			
DOR_DQ0_IL	P247			
DOR_DQ0_IM	P248			
DOR_DQ0_IN	P249			
DOR_DQ0_IO	P250			
DOR_DQ0_IP	P251			
DOR_DQ0_IQ	P252			
DOR_DQ0_IR	P253			
DOR_DQ0_IS	P254			
DOR_DQ0_IT	P255			
DOR_DQ0_IU	P256			
DOR_DQ0_IV	P257			
DOR_DQ0_IW	P258			
DOR_DQ0_IX	P259			
DOR_DQ0_IY	P260			
DOR_DQ0_IZ	P261			
DOR_DQ0_JA	P262			
DOR_DQ0_JB	P263			
DOR_DQ0_JC	P264			
DOR_DQ0_JD	P265			
DOR_DQ0_JE	P266			
DOR_DQ0_JF	P267			
DOR_DQ0_JG	P268			
DOR_DQ0_JH	P269			
DOR_DQ0_JI	P270			
DOR_DQ0_JJ	P271			
DOR_DQ0_JK	P272			
DOR_DQ0_JL	P273			
DOR_DQ0_JM	P274			
DOR_DQ0_JN	P275			
DOR_DQ0_JO	P276			
DOR_DQ0_JP	P277			
DOR_DQ0_JQ	P278			
DOR_DQ0_JR	P279			
DOR_DQ0_JS	P280			
DOR_DQ0_JT	P281			
DOR_DQ0_JU	P282			
DOR_DQ0_JV	P283			
DOR_DQ0_JW	P284			
DOR_DQ0_JX	P285			
DOR_DQ0_JY	P286			
DOR_DQ0_JZ	P287			
DOR_DQ0_KA	P288			
DOR_DQ0_KB	P289			
DOR_DQ0_KC	P290			
DOR_DQ0_KD	P291			
DOR_DQ0_KE	P292			
DOR_DQ0_KF	P293			
DOR_DQ0_KG	P294			
DOR_DQ0_KH	P295			
DOR_DQ0_KI	P296			
DOR_DQ0_KJ	P297			
DOR_DQ0_KK	P298			
DOR_DQ0_KL	P299			
DOR_DQ0_KM	P300			
DOR_DQ0_KN	P301			
DOR_DQ0_KO	P302			
DOR_DQ0_KP	P303			
DOR_DQ0_KQ	P304			
DOR_DQ0_KR	P305			
DOR_DQ0_KS	P306			
DOR_DQ0_KT	P307			
DOR_DQ0_KU	P308			
DOR_DQ0_KV	P309			
DOR_DQ0_KW	P310			
DOR_DQ0_KX	P311			
DOR_DQ0_KY	P312			
DOR_DQ0_KZ	P313			
DOR_DQ0_LA	P314			
DOR_DQ0_LB	P315			
DOR_DQ0_LC	P316			
DOR_DQ0_LD	P317			
DOR_DQ0_LE	P318			
DOR_DQ0_LF	P319			
DOR_DQ0_LG	P320			
DOR_DQ0_LH	P321			
DOR_DQ0_LI	P322			
DOR_DQ0_LJ	P323			
DOR_DQ0_LK	P324			
DOR_DQ0_LL	P325			
DOR_DQ0_LM	P326			
DOR_DQ0_LN	P327			
DOR_DQ0_LO	P328			
DOR_DQ0_LP	P329			
DOR_DQ0_LQ	P330			
DOR_DQ0_LR	P331			
DOR_DQ0_LS	P332			
DOR_DQ0_LT	P333			
DOR_DQ0_LU	P334			
DOR_DQ0_LV	P335			
DOR_DQ0_LW	P336			
DOR_DQ0_LX	P337			
DOR_DQ0_LY	P338			
DOR_DQ0_LZ	P339			
DOR_DQ0_MA	P340			
DOR_DQ0_MB	P341			
DOR_DQ0_MC	P342			
DOR_DQ0_MD	P343			
DOR_DQ0_ME	P344			
DOR_DQ0_MF	P345			
DOR_DQ0_MG	P346			
DOR_DQ0_MH	P347			
DOR_DQ0_MI	P348			
DOR_DQ0_MJ	P349			
DOR_DQ0_MK	P35			

RK3568_G (OSC/PLL/PMUIO1/2)

Note:




Adjusted the load capacitance according to the crystal specification.



Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential



Note:

If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	12.RK3568_OSC/PLL/PMUIO		
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	13 of 69

RK3568_I (VCCIO2 Domain)

U1000I

VCCIO2 Domain

Operating Voltage=1.8V/3.3V




Note:

For eMMC or Nand Flash:
If eMMC_D0/FLASH_D0=0V at after power on and reset,
then system will enter into Maskrom mode.

Layout note:

Test point must be placed on the line, and no branch can be added



Note:

For SPI Flash:
If FSPI_CLK=0V at after power on and reset,
then system will enter into Maskrom mode.

Note:
Reserve TestPoint for put the system into Maskrom mode to update the firmware
When writing mismatched firmware or other conditions result in boot failure,
use this test point


Except in this case, please use Recovery Key
Put the system into loader mode to update the firmware

RK3568_J (VCCIO3 Domain)

U1000J

VCCIO3 Domain


Operating Voltage=1.8V/3.3V



Note:

Caps of between dashed green lines and U1000
should be placed under the U1000 package


Default SDMMC0 & JTAG



Note:


If the power domain voltage is adjusted,
the software configuration must
be updated synchronously,
other wise the IO may be damaged!

If no MicroSD Card function: UART & CAN & JTAG



Option


RK3568_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


Rockchip Confidential

RK3568_V (USB2.0 HOST)



RK3568_W (PCIE3.0 x2)



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	14.RK3568_USB/PCIE/SATA PHY		
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	15 of 69		

RK3568_K (VCCIO4 Domain)

U1000K

VCCIO4 Domain


Operating Voltage=1.8V/3.3V

SDMMC1_D0	/ GMAC0_RXD2	/ UART6_RX_M0	/ GPIO2_A3_u
SDMMC1_D1	/ GMAC0_RXD3	/ UART6_TX_M0	/ GPIO2_A4_u
SDMMC1_D2	/ GMAC0_RXCLK	/ UART7_RX_M0	/ GPIO2_A5_u
SDMMC1_D3	/ GMAC0_TXD2	/ UART7_TX_M0	/ GPIO2_A6_u
SDMMC1_CMD	/ GMAC0_TXD3	/ UART9_RX_M0	/ GPIO2_A7_u
SDMMC1_CLK	/ GMAC0_TXCLK	/ UART9_TX_M0	/ GPIO2_B0_d
SDMMC1_PWREN	/ I2C4_SDA_M1	/ UART8_RTSn_M0	/ CAN2_RX_M1
SDMMC1_SEB	/ I2C4_SCL_M1	/ UART8_CTSn_M0	/ CAN2_TX_M1
GMAC0_TXD0	/ UART1_RX_M0	/ GPIO2_B3_u	
GMAC0_TXD1	/ UART1_TX_M0	/ GPIO2_B4_u	
GMAC0_TXEN	/ UART1_RTSn_M0	/ SPI1_CLK_M0	/ GPIO2_B5_u
GMAC0_RXD0	/ UART1_CTSn_M0	/ SPI1_MISO_M0	/ GPIO2_B6_u
I2S2_SCLK_RX_M0	/ GMAC0_RXD1	/ UART6_RTSn_M0	/ SPI1_MOSI_M0
I2S2_LRCK_RX_M0	/ GMAC0_RXD0	/ UART6_CTSn_M0	/ SPI1_CS0_M0
I2S2_SCLK_TX_M0	/ GMAC0_TXD0	/ UART7_RTSn_M0	/ SPI2_CLK_M0
I2S2_LRCK_TX_M0	/ GMAC0_TXD1	/ UART7_CTSn_M0	/ SPI2_MISO_M0
I2S2_SDA_M0	/ GMAC0_TXEN	/ UART9_RTSn_M0	/ SPI2_MOSI_M0
I2S2_SCL_M0	/ GMAC0_TXD0	/ UART9_CTSn_M0	/ SPI2_CS1_M0
CLK32K_OUT1	/ UART8_RX_M0	/ SPI1_CS1_M0	/ GPIO2_C6_d

RK3568

BGA636_19R00X19R00X1R20


Default WIFI+BT+PCM



Note:

If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

RGMIIO



Note:

If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground

Note:

According to the actual choice of mounted Cannot be mounted at the same time Default:1.8V Select the voltage according to the application

RK3568_N (VCCIO7 Domain)

U1000N

VCCIO7 Domain

Operating Voltage=1.8V/3.3V


PWM14_M1	/ SPI3_CLK_M1	/ CAN1_RX_M1	/ PCIE30X2_CLKREQ_M2	/ I2S3_MCLK_M1	/ GPIO4_C2_d
PWM15_TX_M1	/ SPI3_MOSI_M1	/ CAN1_TX_M1	/ PCIE30X2_WAKEN_M2	/ I2S3_SCLK_M1	/ GPIO4_C3_d
BDP_WPDEN_M0	/ SPI0S_TX_M2	/ SATA2_ACT_LED	/ PCIE30X2_PERSn_M2	/ I2S3_LRCK_M1	/ GPIO4_C4_d
EMMC1_M1	/ SPI1_MISO_M1	/ SATA2_ACT_LED	/ UART9_TX_M1	/ I2S3_SDA_M1	/ GPIO4_C5_d
EMMC1_M1	/ SPI1_CS0_M1	/ SATA2_ACT_LED	/ UART9_TX_M1	/ I2S3_SCL_M1	/ GPIO4_C6_d
HDMITX_SCL	/ I2C5_SCL_M1	/ GPIO4_C7_u			
HDMITX_SDA	/ I2C5_SDA_M1	/ GPIO4_D0_u			
HDMITX_CEC_M0	/ SPI1_CS1_M1	/ GPIO4_D1_u			
		/ GPIO4_D2_d			

RK3568

BGA636_19R00X19R00X1R20

Note:

When use HDMI, HDMITX_SCL/SDA cannot be shared with other devices



Note:

If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

Default






Option

RK3568_O (SARADC/OTP)

U1000O













SARADC

Recovery/ SARADC_VIN0	B27	SARADC_VIN0_KEY/RECOVERY	C1501	1	2	1nF	X5R 50V
SARADC_VIN1	C26	SARADC_VIN1_HW_ID	C1502	1	2	1nF	X5R 50V
SARADC_VIN2	D24	SARADC_VIN2_HP_HOOK	C1503	1	2	1nF	X5R 50V
SARADC_VIN3	E23	SARADC_VIN3_BOM_ID	C1504	1	2	1nF	X5R 50V
SARADC_VIN4	G21	SARADC_VIN4	C1505	1	2	1nF	X5R 50V
SARADC_VIN5	G20	SARADC_VIN5	C1506	1	2	1nF	X5R 50V
SARADC_VIN6	F21	SARADC_VIN6	C1507	1	2	1nF	X5R 50V
SARADC_VIN7	F21	SARADC_VIN7	C1508	1	2	1nF	X5R 50V



Note:

Must be mounted




Rockchip 瑞芯微电子 Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	15.RK3568_SARADC/GPIO		
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	16	of 60	

Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3568_P(MIPI_CSI_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3568_M(VCCIO6 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

Note:
Camera MCLK can select the following clock:
1:CAM_CLKOUT0
2:CAM_CLKOUT1
3:CIF_CLKOUT
4:REFCLK_OUT


Attention to the voltage matching

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7


Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input
BT1120 16bit Mode:
Default: D0-D7 <--> Y0-Y7, D8-D15 <--> C0-C7
Swap ON: D0-D7 <--> C0-C7, D8-D15 <--> Y0-Y7

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_RXDV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----		GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<-----	PHYx_MDIO	GMACx_MDIO	<-----	PHYx_MDIO
ETHx_REFCLK0_25M	<-----	PHYx_XTALIN			
GMACx_MCLKINOUT	<-----	PHYx_XTALIN/REFCLK	GMACx_MCLKINOUT	<-----	PHYx_XTALIN/REFCLK
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMB	GPIO	<-----	PHYx_INT/PMB


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)





RK3568_T(eDP_TX)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_Q(HDMI2.0 TX)



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	17.RK3568_VO Interface_1		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	18 of 60		

RK3568_L(VCCIO5 Domain)

U1000L

VCCIO5 Domain




Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 PWREN M1	/ GPIO3 B0 d	
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDIO M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

VCCIO5_1
VCCIO5_2

RK3568

BGA636_19R00X19R00X1R20




Note:


If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

Default
PCIe slot

PCIe Ethernet



Default



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH		
File:	18.RK3568_VO Interface_2		
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	19	of	69


RK3568_H (VCCIO1 Domain)

U1000H

VCCIO1 Domain
Operating Voltage=1.8V/3.3V


I2C3 SDA M0	/ UART3 RX M0	/ CAN1 RX M0	/ AUDIOPWM LOUT P	/ ACODEC ADC DATA	/ GPIO1 A0 u
I2C3 SCL M0	/ UART3 TX M0	/ CAN1 TX M0	/ AUDIOPWM LOUT N	/ ACODEC ADC CLK	/ GPIO1 A1 u
I2S1 MCLK M0	/ UART3 RTSn M0	/ SCR CLK	/ PCIE30X1 PERSTn M2		/ GPIO1 A2 d
I2S1 SCLK TX M0	/ UART3 CTSn M0	/ SCR IO	/ PCIE30X1 WAKEn M2	/ ACODEC DAC CLK	/ GPIO1 A3 d
I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0		/ GPIO1 A4 d
I2S1 LRCK TX M0	/ UART4 RTSn M0	/ SCR RST	/ PCIE30X1 CLKREQn M2	/ ACODEC DAC SYNC	/ GPIO1 A5 d
I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT P		/ GPIO1 A6 d
I2S1 SDO0 M0	/ UART4 CTSn M0	/ SCR DET	/ AUDIOPWM ROUT N	/ ACODEC DAC DATAL	/ GPIO1 A7 d
I2S1 SDI0 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20 CLKREQn M2	/ ACODEC DAC DATAR	/ GPIO1 B0 d
I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC	/ GPIO1 B1 d
I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20 PERSTn M2		/ GPIO1 B2 d
	I2S1 SDI0 M0	/ PDM SDI0 M0			/ GPIO1 B3 d

RK3568
BGA636_19R00X19R00X1R20




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	19.RK3568_Audio Interface		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 20 of 69

12V/3A DCIN



Note:
With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe




VCC3V3_SYS



VCC5V0_SYS





VCC5V0_USB




EXT_EN

Rockchip Confidential


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	20.Power_DC IN		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	21 of 69		




PMIC RK809 DCDC




PMIC RK809 LDO



PMIC RK809 Managerment




PMIC RK809 CODEC



Note:
If RK809-5 codec is not used, then Pin 14,15,16,17,19,40 Tie VSS Pin 18,36,37,38,35,39,41,34,32,43,42 Leave floating



VDD_CPU



RTC IC --Option

Note:



The power off hold time scheme is required,
It is recommended to use external RTC IC
But, it will not support the timing poweron function




Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)


Note:
According to the actual choice of mounted
Cannot be mounted at the same time




Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven



J2501
USB2.0 micro
USB2.0Micro5_MDU05_10MGP_T

[illegible]





USB2.0 HOST1 Option










DDR4P216SD6




Notes:
When use DDP DDR4 SDRAM,
DDR4 SDRAM' M9 pin connect to DDR BGL net of SOC;
DDR4 SDRAM' T7 pin connect to GND;
DDR4 SDRAM' E9 pin connect to GND by 240ohm resistor





Rockchip Confidential


Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	33.DRAM-DDR4_2x16bit_96P		
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	28	of	60

DDR4P416DD6












eMMC Flash




Note:

No need to double layout with Nand Flash, 0R resistor can be omitted



Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted





EMMC_B153_2L @eMMC
BGA153_13RX11R5X0R9_2L

Rockchip 瑞芯微电子 Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	40.Flash-eMMC Flash		
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	33 of 69		


Rockchip Confidential

Nand Flash



Note:

No need to double layout with eMMC, 0R resistor can be omitted




Note:

If use SLC Nand, This Resistance is DNP

Note:


If use Toshiba and Sandisk DDR mode, VCCQ1 and VCCQ4 must be connected to VCC_IO.





Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted

Rockchip Confidential


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	41.Flash-Nand Flash(Optional)		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 34 of 69

MicroSD Card



Close to MicroSD Card

MicroSD Card





瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RK3568_AIoT_REF_SCH				
File:	42.Flash-MicroSD Card				
Date:	Thursday, February 04, 2021			Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	35 of 69

SPI Flash




Note:
Default: 1.8V





Support:
1bit SPI NOR or SPI NAND
4bit SPI NOR or SPI NAND



Note:
If Flash is compatible, please notice
when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted
when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted
when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted

 瑞芯微电子		Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH				
File:	43.Flash-SPI FLASH(Optional)				
Date:	Thursday, February 04, 2021			Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	36 of 69

Camera0 Power supply







Note:
Adjust the power on sequence according to the camera model
eg:GC8034

Power on Sequence
1.8V-->1.2V-->2.8V--->MCLK-->PWDN--->RST


Camera1 Power supply


Note:

When the binocular camera is used,
If separate control is required,
separate power supply is recommended





Camera0:MIPI_CSI_RX 4Lanes





<div><div><div>瑞芯微电子</div></div><div>Rockchip Electronics Co., Ltd</div></div>			
Project:	RK3568_AIoT_REF_SCH		
File:	47.VI-Camera_MIPI_CSI_1x 4Lanes		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 38 of 69

Camera1:MIPI_CSI_RX 2Lanes







Rockchip Confidential





 <div> <div>Rockchip Electronics Co., Ltd</div> <div>瑞芯微电子</div> </div>			
Project:	RK3568_AIoT_REF_SCH		
File:	48.VI-Camera_MIPi_CSI_2x 2Lanes		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	39 of 69

HDMI1.4 RX

 $C_j \leq 0.4 \text{ pF}$ 



ration:

I2C_SEL	I2C_ADDR
0	7'b1010000
1	7'b1010001









Description:
LVDS/MIPI/GVI Signal relationship:

		LVDS Mode	MIFP DSI TX Mode	GVZ Mode	MIFP CSI TX
Port0	ODD	LVDS0_DP0	DSD0_DP0	GVZ_DP0	MIFP_CSI0_DP0
		LVDS0_D0	DSD0_D0	GVZ_D0	MIFP_CSI0_D0
		LVDS0_D1F	DSD0_D1F	GVZ_D1F	MIFP_CSI0_D1F
		LVDS0_D10	DSD0_D10	GVZ_D10	MIFP_CSI0_D10
		LVDS0_D11	DSD0_D11	GVZ_D11	MIFP_CSI0_D11
		LVDS0_D12	DSD0_D12	GVZ_D12	MIFP_CSI0_D12
		LVDS0_CLEN	DSD0_CLEN	GVZ_CLEN	MIFP_CSI0_CLEN
		LVDS0_D0P	DSD0_D0P	GVZ_D0P	MIFP_CSI0_D0P
Port1	EVEN	LVDS0_D0	DSD0_D0	GVZ_D0	MIFP_CSI0_D0
		LVDS0_D1F	DSD0_D1F	GVZ_D1F	MIFP_CSI0_D1F
		LVDS0_D10	DSD0_D10	GVZ_D10	MIFP_CSI0_D10
		LVDS0_D11	DSD0_D11	GVZ_D11	MIFP_CSI0_D11
		LVDS0_D12	DSD0_D12	GVZ_D12	MIFP_CSI0_D12
		LVDS0_CLEN	DSD0_CLEN	GVZ_CLEN	MIFP_CSI0_CLEN
		LVDS0_D0P	DSD0_D0P	GVZ_D0P	MIFP_CSI0_D0P
		LVDS0_D10P	DSD0_D10P	GVZ_D10P	MIFP_CSI0_D10P


Rockchip Electronics Co., Ltd

瑞芯微电子			
Project:	RK3568_AIoT_REF_SCH		
File:	49.VI-HDMI1.4 RX(To MIPICSI RX)		
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	40 of 69

HDMI2.0 TX





Rockchip		Rockchip Electronics Co., Ltd	
Project:		RK3568_AIoT_REF_SCH	
File:		50.VO-HDMI2.0 TX	
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:		41 of 69	

Single-MIPI0 LCM

>>> MIPI_DSI_TX0_D0P/LVDS_TX0_D0P
 >>> MIPI_DSI_TX0_D0N/LVDS_TX0_D0N
 >>> MIPI_DSI_TX0_D1P/LVDS_TX0_D1P
 >>> MIPI_DSI_TX0_D1N/LVDS_TX0_D1N
 >>> MIPI_DSI_TX0_D2P/LVDS_TX0_D2P
 >>> MIPI_DSI_TX0_D2N/LVDS_TX0_D2N
 >>> MIPI_DSI_TX0_D3P/LVDS_TX0_D3P
 >>> MIPI_DSI_TX0_D3N/LVDS_TX0_D3N
 >>> MIPI_DSI_TX0_CLKP/LVDS_TX0_CLKP
 >>> MIPI_DSI_TX0_CLKN/LVDS_TX0_CLKN



>>> LCD0_BL_PWM4



Single- MIPI1 LCM

>>> MIPI_DSI_TX1_D0P
 >>> MIPI_DSI_TX1_D0N
 >>> MIPI_DSI_TX1_D1P
 >>> MIPI_DSI_TX1_D1N
 >>> MIPI_DSI_TX1_D2P
 >>> MIPI_DSI_TX1_D2N
 >>> MIPI_DSI_TX1_D3P
 >>> MIPI_DSI_TX1_D3N
 >>> MIPI_DSI_TX1_CLKP
 >>> MIPI_DSI_TX1_CLKN

>>> LCD1_BL_PWM5






Rockchip
 瑞芯微电子
 Rockchip Electronics Co., Ltd





Project:	RK3568_AIoT_REF_SCH		
File:	S2.VO-LCM_MIPI_DSI_TX0/TX1		
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	42	of	60

Dual-MIPI LCM


- >>MIPI_DSI_TX0_D0P/LVDS_TX0_D0P
- >>MIPI_DSI_TX0_D0N/LVDS_TX0_D0N
- >>MIPI_DSI_TX0_D1P/LVDS_TX0_D1P
- >>MIPI_DSI_TX0_D1N/LVDS_TX0_D1N
- >>MIPI_DSI_TX0_D2P/LVDS_TX0_D2P
- >>MIPI_DSI_TX0_D2N/LVDS_TX0_D2N
- >>MIPI_DSI_TX0_D3P/LVDS_TX0_D3P
- >>MIPI_DSI_TX0_D3N/LVDS_TX0_D3N
- >>MIPI_DSI_TX0_CLKP/LVDS_TX0_CLKP
- >>MIPI_DSI_TX0_CLKN/LVDS_TX0_CLKN
- >>MIPI_DSI_TX1_D0P
- >>MIPI_DSI_TX1_D0N
- >>MIPI_DSI_TX1_D1P
- >>MIPI_DSI_TX1_D1N
- >>MIPI_DSI_TX1_D2P
- >>MIPI_DSI_TX1_D2N
- >>MIPI_DSI_TX1_D3P
- >>MIPI_DSI_TX1_D3N
- >>MIPI_DSI_TX1_CLKP
- >>MIPI_DSI_TX1_CLKN
- >>LCD0_BL_PWM4
- >>LCD_EN_H_GPIO3_C6
- >>LCD_RST_L_GPIO3_C7



Single-LVDS LCM




Rockchip Confidential


		Rockchip Electronics Co., Ltd	
瑞芯微电子			
Project:	RK3568_AIoT_REF_SCH		
File:	54.VO-LCM_LVDS TX		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	44 of 69

Single-eDP LCM

- EDP_TX_D0P
- EDP_TX_D0N
- EDP_TX_D1P
- EDP_TX_D1N
- EDP_TX_D2P
- EDP_TX_D2N
- EDP_TX_D3P
- EDP_TX_D3N
- EDP_TX_AUXP
- EDP_TX_AUXN
- LCD0_BL_PWM4



Rockchip Confidential



瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RK3568_AIoT_REF_SCH				
File:	56.VO-LCM_eDP TX				
Date:	Thursday, February 04, 2021			Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	45 of 69

Touch Panel connector


>>I2C1_SCL_TP
<<I2C1_SDA_TP
TP_INT_L_GPIO0_B5
>>TP_RST_L_GPIO0_B6


I2C1_SDA_TP	R5800	1	2	22R	5%	R0402	I2C_SDA_TP
I2C1_SCL_TP	R5801	1	2	22R	5%	R0402	I2C_SCL_TP
TP_RST_L_GPIO0_B6	R5802	1	2	22R	5%	R0402	TP_RST
TP_INT_L_GPIO0_B5	R5803	1	2	22R	5%	R0402	TP_INT

VCC3V3_TP




I2C_SDA_TP	ED5800	1	2	ESD5341N	ESD0402
I2C_SCL_TP	ED5801	1	2	ESD5341N	ESD0402
TP_RST	ED5802	1	2	ESD5341N	ESD0402
TP_INT	ED5803	1	2	ESD5341N	ESD0402





 瑞芯微电子		Rockchip Electronics Co., Ltd				
Project:	RK3568_AIoT_REF_SCH					
File:	58.TP Connector_COF					
Date:	Thursday, February 04, 2021			Rev:	V1.0	
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	46 of 69	

Default:RTD2166
CH7517,IT6516:Can also support




And Giga PHY0 Option




If an external RTC IC is required, it is recommended to use the output of the RTC IC



Using RTL8189ETV/FTV modules,
please notice
WIFI REG ON is on pin12 or pin34,
choose
according to the actual condition.




```
Note:
Yes: option circuit be mounted
No:  option circuit not be mounted
```

		Rockchip Electronics Co., Ltd	
瑞芯微电子			
Project:	RK3568_AIoT_REF_SCH		
File:	60.WIFVBT-SDMMC1_1T1R + UART		
Date:	Thursday, February 04, 2021	Rev:	V1.0
Designed by:	Zhangziq	Reviewed by:	Default
		Sheet:	48 of 69

SDIO WIFI/BT MODULE-2T2R

And Giga PHY0 Option



Note:

If ultra low standby power consumption is required, please contact RK to reallocate GPIO and Power


Note:

Adjusted the load capacitance according to the crystal specification.

Option1

50 Ohm RF trace

For AP6398SR3



Note:

According to the actual choice of mounted Cannot be mounted at the same time


Please choose IO voltage values according to the real mounted module and modify the corresponding software configuration.

For AP6398S

Note:

If an external RTC IC is required, it is recommended to use the output of the RTC IC

Option3



VCCIO_WL

R6217

10K

5% R0402

C6217

22uF

10V C0402

C6218

DNP

C0402

R6222

DNP

R0402

C6215

100nF

X5R

10V C0402

C6216

100nF


X5R

10V C0402

C6217

22uF

10V C0603



AP6398S

MD50_AP6XXX_13RX15RX1R5

Only AP6398S

VCCIO_WL

R6215

10K

5% R0603

C6200

WPM2026-3/TR

DNP

C6213

100nF

X5R

10V C0402

C6216

100K

5% R0402

C6214

1uF

X5R

10V C0402

C6215

100nF

X5R

10V C0402

C6216

100nF


X5R

10V C0603

C6217

22uF

10V C0603



VCC3V3_SYS

R6215

10K

5% R0603

C6200

WPM2026-3/TR

DNP

C6213

100nF

X5R

10V C0402

C6216

100K

5% R0402

C6214

1uF

X5R

10V C0402

C6215

100nF

X5R

10V C0402

C6216

100nF

X5R

10V C0603

C6217

22uF

10V C0603

C6218

10K

5% R0402

C6219

DNP

R0402

C6220

10K

5% R0402

C6221

DNP

R0402

C6222

DNP

R0402

C6223

DNP

R0402

C6224

DNP

R0402

C6225

DNP

R0402

C6226

DNP

R0402

C6227

DNP

R0402

C6228

DNP

R0402

C6229

DNP

R0402

C6230

DNP

R0402

C6231

DNP

R0402

C6232

DNP

R0402

C6233

DNP

R0402

C6234

DNP

R0402

C6235

DNP

R0402

C6236

DNP

R0402

C6237

DNP

R0402

C6238

DNP

R0402

C6239

DNP

R0402

C6240

DNP

R0402

C6241

DNP

R0402

C6242

DNP

R0402

C6243

DNP

R0402

C6244

DNP

R0402

C6245

DNP

R0402

C6246

DNP

R0402

C6247

DNP

R0402

C6248

DNP

R0402

C6249

DNP

R0402

C6250

DNP

R0402

C6251

DNP

R0402

C6252

DNP

R0402

C6253

DNP

R0402

C6254

DNP

R0402

C6255

DNP

R0402

C6256

DNP

R0402

C6257

DNP

R0402

C6258

DNP

R0402

C6259

DNP

R0402

C6260

DNP

R0402

C6261

DNP

R0402

C6262

DNP

R0402

C6263

DNP

R0402

C6264

DNP

R0402

C6265

DNP

R0402

C6266

DNP

R0402

C6267

DNP

R0402

C6268

DNP

R0402

C6269

DNP

R0402

C6270

DNP

R0402

C6271

DNP

R0402

C6272

DNP

R0402

C6273

DNP

R0402

C6274

DNP

R0402

C6275

DNP

R0402

C6276

DNP


PCIe WIFI6/BT MODULE-2T2R

- WIFI_REG_ON_H_GPIO2_B1
- WIFI_WAKE_HOST_H_GPIO2_B2
- UART1_RX_M0
- UART1_TX_M0
- UART1_RTSn_M0
- UART1_CTSn_M0
- BT_REG_ON_H_GPIO2_B7
- BT_WAKE_HOST_H_GPIO2_C0
- HOST_WAKE_BT_H_GPIO2_C1
- SOC_PCM_CLK
- SOC_PCM_SYNC
- SOC_PCM_OUT
- SOC_PCM_IN
- CLK32K_OUT1_WIFI
- RK809_32KOUT_WIFI
- RTCIC_32KOUT


Note:
If ultra low standby power consumption is required, please contact RK to reallocate GPIO and Power

- PCIE20_TXP
- PCIE20_TXN
- PCIE20_RXP
- PCIE20_RXN
- PCIE20_REFCLKP
- PCIE20_REFCLKN
- PCIE20_CLKREQn_M1
- PCIE20_WAKEn_M1
- PCIE20_PERSTn_M1

Note:
Adjusted the load capacitance according to the crystal specification.



Rockchip Confidential








瑞芯微电子


Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH		
File:	64.WIFI6/BT-PCIe_2T2R + UART		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	50 of 69

PCIE Ethernet



>>HPL_OUT
 >>HP_SNS
 >>HPR_OUT
 <<HP_DET_L_GPIO3_C2
 <<MIC1_INN
 <<SARADC_VIN2_HP_HOOK




Layout note:

Place 0ohm resister close to GND pin of Headphone Jack , at layout, HP_SNS walks in the middle of HPL/HPR and acts as an accompanying line to avoid interference.

Default Headphone Jack(3-pole with DET)

Headphone Jack(4-pole with DET & MIC) Option



Layout note:

Place 0ohm resister close to GND pin of Headphone Jack , at layout, HP_SNS walks in the middle of HPL/HPR and acts as an accompanying line to avoid interference.




Rockchip Confidential


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	70.Audio-Headphone Port		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 54 of 69

SPKN_OUT
SPKP_OUT
MIC1_INP
MIC1_INN

Default MIC for 3-pole Headphone Jack




Option MIC for 4-pole Headphone Jack




SPK

Note: 8ohm/1.3W
Speaker Output



Rockchip Confidential







 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	71.Audio-SingleMic+RK809_SPK		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 55 of 69

```


--SPTN_OUT
--SPKP_OUT

MIC1_INP
MIC1_INN


```




The diagram shows the ADC module circuit. The ADC0808 is connected to VCCIO_AC0808C and GND. The input channels are connected to the ADC0808 inputs. The output of the ADC0808 is connected to the microcontroller's ADC module. The diagram shows the connection of the ADC0808 to the microcontroller's ADC module, including the input channels and the output of the ADC module.



The diagram illustrates the output loopback for the RK809-5. It shows two input channels, each with a 2.2nF capacitor (C7234, C7236) and a 50V XSR capacitor (C9402). The signals pass through 1k resistors (R7222, R7224) and are then connected to the RK809-5 output loopback from MIC1_INP to MIC1_INN. The output signals are labeled SPEN_OUT.




MicArray




VDDIO_A00B0C 3.3V as default

MIC1




VDDIO_A00B0C


MIC2



Equal spacing arrangement; according to mic algorithm




For 4MIC Array Applications




VDDIO_A00B0C

MIC3




VDDIO_A00B0C

MIC4




Loopback for Dual Speakers



Speaker Output

Note: 4ohm/3W



Layout note:




For NO Headphone design, HP_SNS connect to GND near the PMIC.

>>>SATA0_TXP
 >>>SATA0_TXN
 >>>SATA0_RXP
 >>>SATA0_RXN
 >>>SATA1_TXP
 >>>SATA1_TXN
 >>>SATA1_RXP
 >>>SATA1_RXN
 >>>SATA2_TXP
 >>>SATA2_TXN
 >>>SATA2_RXP
 >>>SATA2_RXN
 >>>SATA0_ACT_LED
 >>>SATA1_ACT_LED
 >>>SATA2_ACT_LED

SATA3.0 Port0 Option


And USB3 OTG0 option, Can support SATA0+USB2 OTG0



NOTES:
 1:The SATA differential trace impedance is 100 OHM.
 The SATA trace length is less than 5 inch.
 2:10nF close to connector

SATA3.0 Port1 Option


And USB3 HOST1 option, Can support SATA1+USB2 HOST1



NOTES:
 1:The SATA differential trace impedance is 100 OHM.
 The SATA trace length is less than 5 inch.
 2:10nF close to connector

SATA3.0 Port2



And PCIe2.0 option



NOTES:
 1:The SATA differential trace impedance is 100 OHM.
 The SATA trace length is less than 5 inch.
 2:10nF close to connector

SATA Power

The current is estimated according to the actual number of SATA
 High power switching separate power supply is recommended for more than 2



Option


PCIE20_TXP
PCIE20_TXN
PCIE20_RXP
PCIE20_RXN
PCIE20_REFCLKP
PCIE20_REFCLKN

PCIE20_CLKREQn_M1
PCIE20_WAKEn_M1
PCIE20_PERStn_M1

PCIE20_PRSNT_L_GPIO3_B6


PCIE_PWRn_H_GPIO0_D4

PCIE20_CLKREQn_M1	R8300	1	2	22R	5%	PCIE20_CLKREQn_3V3_L
				R0402		
PCIE20_WAKEn_M1	R8301	1	2	22R	5%	PCIE20_WAKEn_3V3_L
				R0402		
PCIE20_PERStn_M1	R8302	1	2	22R	5%	PCIE20_PERStn_3V3_L
				R0402		
PCIE20_PRSNT_L_GPIO3_B6	R8303	1	2	22R	5%	PCIE20_PRSNT_3V3_L
				R0402		





PCIE20_TXP C8301 1 2 100nF C0201 X5R 10V
PCIE20_TXN C8302 1 2 100nF C0201 X5R 10V
PCIE20_PRSNT_3V3_L
Hot-plug


PCIe2.0 x1 Slot




10W Slot:
12V 0.5Amax
3.3V 3Amax
3.3Vaux 0.375Amax



Note:
According to the actual choice of mounted
Cannot be mounted at the same time



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	83.PCIE-PCIE2.0_1x1Lane_RC_36P		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangtz	Reviewed by: Default	Sheet: 59 of 69



>>>PCI30_TX0P
>>>PCI30_TX0M
>>>PCI30_TX1P
>>>PCI30_TX1M
>>>PCI30_RX0P
>>>PCI30_RX0M
>>>PCI30_RX1P
>>>PCI30_RX1M
>>>PCI30_REFCLKP_IN
>>>PCI30_REFCLKM_IN

>>>PCI30X2_CLKREQ_M1
>>>PCI30X2_WAKEN_M1
>>>PCI30X2_PERST_M1
>>>PCI30X2_PRNT_1_GPI02_D7


>>>PCI30_PWEN_H_GPI00_D4

PCI30X2_CLKREQ_M1 R8400 1 2 22R 5% PCI30X2_CLKREQ_3V3_L
PCI30X2_WAKEN_M1 R8401 1 2 22R 5% PCI30X2_WAKEN_3V3_L
PCI30X2_PERST_M1 R8402 1 2 22R 5% PCI30X2_PERST_3V3_L
PCI30X2_PRNT_1_GPI02_D7 R8403 1 2 22R 5% PCI30X2_PRNT_3V3_L



PCIe3.0 x 2Lanes (X 4Slot)




Note:
According to the actual choice of mounted
Cannot be mounted at the same time




VCC3V3_PCIE30	PI6C_S1	PI6C_S0	Out Freq
R8404 1 2 10K 5% R0402	0	1	100MHz
PI6C_03_S1 R8407 1 2 10K 5% R0402			
VCC3V3_PCIE30 R8409 1 2 10K 5% R0402	PI6C_03_S0	PI6C_03_S1	Spread %
VCC3V3_PCIE30 R8411 1 2 10K 5% R0402	0	0	No Spread
VCC3V3_PCIE30 R8412 1 2 10K 5% R0402	0	1	-0.5
VCC3V3_PCIE30 R8413 1 2 10K 5% R0402	1	0	-1.0
VCC3V3_PCIE30 R8414 1 2 10K 5% R0402	1	1	No Spread






Pin connection diagram for the PC104-BMT-36P2N module. The diagram shows the module's pins (B1-B18) connected to various components. B1-B4 are connected to VCC12V_PCIE30. B5-B8 are connected to VCCV3_PCIE30X1. B9-B11 are connected to PCIE30X1_WARE0_3V3_L. B12-B14 are connected to PCIE30X1_CLASS0_3V3_L. B15-B18 are connected to PCIE30X1_PRINT_3V3_L. The module is also connected to a PC104-BMT-36P2N module, which is connected to a PCIE30X1_WARE0_3V3_L module. The diagram includes labels for various components like VCC12V_PCIE30, VCCV3_PCIE30X1, PCIE30X1_WARE0_3V3_L, PCIE30X1_CLASS0_3V3_L, PCIE30X1_PRINT_3V3_L, PC104-BMT-36P2N, and PCIE30X1_WARE0_3V3_L.


PCIe3.0 x2 EP Mode-EDGE



Rockchip Confidential


Rockchip Confidential




IR
Receiver

UART2_RX_M0_DEBUG
UART2_TX_M0_DEBUG

Debug UART2



 瑞芯微电子		Rockchip Electronics Co., Ltd		
Project:	RK3568_AIoT_REF_SCH			
File:	91.Debug UART			
Date:	Thursday, February 04, 2021		Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 65 of 69

Key Array

<<SARADC_VIN0_KEY/RECOVERY

<<SARADC_VIN4
<<SARADC_VIN5
<<SARADC_VIN6
<<SARADC_VIN7

<<RESETn


>>RK809_PWRON

Note:


If there is no Key requirement,
It is suggested to reserve a
SW9200 Key to facilitate the
development debug

RECOVERY Key function:


If SARADC_VIN0=0V
at after power on and reset,
then system will
enter into loader mode.



PowerOn/OFF_Key




Reset_Key




SARADC

Voltage range:0v-1.8V




Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	92.KEY Array/SARADC		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 66 of 69

>>Working_LEDEN_H_GPIO0_B7


<<SARADC_VIN1_HW_ID

<<SARADC_VIN3_BOM_ID




Working LED

HW_ID





SARADC_VIN1	Up Resistance	Down Resistance
HW ID0	10K	DNP
HW ID1	10K	110K
HW ID2	20K	100K
HW ID3	33K	100K
HW ID4	18K	36K
HW ID5	36K	51K
HW ID6	51K	51K
HW ID7	51K	36K
HW ID8	36K	18K
HW ID9	100K	33K
HW ID10	100K	20K
HW ID11	110K	10K
HW ID12	DNP	10K

BOM_ID



SARADC_VIN3	Up Resistance	Down Resistance
BOM ID0	10K	DNP
BOM ID1	10K	110K
BOM ID2	20K	100K
BOM ID3	33K	100K
BOM ID4	18K	36K
BOM ID5	36K	51K
BOM ID6	51K	51K
BOM ID7	51K	36K
BOM ID8	36K	18K
BOM ID9	100K	33K
BOM ID10	100K	20K
BOM ID11	110K	10K
BOM ID12	DNP	10K



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	99.Mark/Hole/Heatsink		
Date:	Thursday, February 04, 2021		Rev: V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:		69 of 69	