Schematic for Learn

Main Functions Introduction

```
1) PMIC: RK809-5+DiscretePower
```

- 2) RAM: DDR4 2x16Bit
- 3) ROM: eMMC
- 4) Support: 1 x Micro SD Card
- 5) Support: 1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 6) Support: 1 x USB2.0 HOST2+ 1 x USB2.0 HOST3
- 7) Support: 1 x HDMI2.0 TX
- 8) Support: a/b/g/n/ac 2X2 SDIO WIFI5
- 9) Support: 1 x 10/100/1000 Ethernet (RGMII0)
- 10) Support: 1 x 10/100/1000 Ethernet (RGMII1)
- 11) Support: Reset, Power on/off Key
- 12) Support: Debug UART 13) Support: 1 x Power LED, 1 x CPU LED, 1 x GPU LED, 1 x NPU LED

项目名称 Learn -00.Cover Page 电路名称 纸张大小 TZH. 绘制时间 Tuesday, August 06, 2024

页码

<remarks>


各注


Table of Content

Page 1	-00.Cover Page	Default
Page 2	-01.Index	Default
Page 3	-02.Revision History	Default
Page 4	-03.Block Diagram	Default
Page 5	-04.Power Diagram	Default
Page 6	-05.Power Sequence/IO Domain Map	Default
Page 7	01.POWER_IN	Default
Page 8	02.POWER_PMIC	Default
Page 9	03.POWER_SOC	Default
Page 10	04.SOC_DDR_PHY	Default
Page 11	05.DDR4	Default
Page 12	06.SOC_OSC/PMU/SYSPLL	Default
Page 13	07.SOC_OTP_IO	Default
Page 14	08.SOC_EMMC/Flash_IO	Default
Page 15	09.EMMC	Default
Page 16	10.SOC_SDMMC_IO	Default
Page 17	11.SD_Card	Default
Page 18	12.SOC_ETH0_IO	Default
Page 19	13.ETH0_RTL8211_PHY	Default
Page 20	14.SOC_ETH1_IO	Default
Page 21	15.ETH1_RTL8211_PHY	Default
Page 22	16.SOC_SDIO_WiFi_IO	Default
Page 23	17.WIFI_RTL8821CS	Default
Page 24	18.SOC_HDMI_IO	Default
Page 25	19.HDMI_TX_PHY	Default
Page 26	20.SOC_USB_IO	Default
Page 27	21.USB2/3_PHY	Default
Page 28	22.UART/LED/Key_PHY	Default
Page 29	23.NOT_IO	Default
Page 30		
Page 31		

項目名称	<title></td><td></td><td></td></tr><tr><th>电路名称</th><th>-01.Index</th><th></th><th></th></tr><tr><th>纸张大小</th><th>A4</th><th>作者</th><th>TZH</th></tr><tr><th>绘制时间</th><th>Tuesday, August 06, 2024</th><th>▮ 修改时间</th><th>Sunday, September 14, 2</th></tr><tr><th>备注</th><th><remarks></th><th>页码</th><th>2</th></tr></tbody></table></title>		

ersion/	Date	Change Dsecription		Approved	
V1.0	Tuesday, August 06, 2024	1:Revision preliminary version			
V1.1	Tuesday,September 08, 2024	1:Modify the matching resistors of ETH0 and ETH1 2:Modify the NET naming of ETH0 and ETH1			
			項目名称	<title></td><td></td></tr><tr><td></td><td></td><td></td><td>电路名称</td><td>-02.Revision Hi</td><td>sto</td></tr><tr><td></td><td></td><td></td><td>纸张大小</td><td>A4</td><td></td></tr><tr><td></td><td></td><td></td><td>绘制时间</td><td>Tuesday, August 06</td><td>202</td></tr></tbody></table></title>	





Power Sequence	Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
-	VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VIN_5V	VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
rcc3v3_sys /	VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DDR4)	TBD	TBD
	VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	OV	OFF	DVFS	TBD	TBD
CC5V0_USB	11	RK809_LD01	0.4A	VDDA0V9_IMAGE	N/A	OV	OFF	0.9V	TBD	TBD
DDAOV9_PMU	VCC3V3_SYS	RK809_LD02	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
		RK809_LD03 RK809_LD04	0.1A 0.4A	VDDA0V9_PMU VCCIO ACODEC	Slot:1	0.9V	ON OFF	0.9V 3.3V	TBD	TBD
/DDA_0V9	VCC3V3 SYS	RK809_LD04	0.4A	VCCIO_ACODEC	Slot:4	3.3V	OFF	3.3V 3.3V or 1.8V	TBD	TBD
TDD_LOGIC	'**********************************	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
DD_GPU /	1 -	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	VCC3V3_SYS	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
CCA1V8_PMU	11	RK809_LD09	0.4A	VCCA1V8_IMAGE	N/A	OV	OFF	1.8V	TBD	TBD
CCA_1V8	VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
700, 1119	VCC3V3_SYS	RK809_SW1	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
7CC_1V8	100515_5/5	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
CC3V3_PMU		RK809_RESETn			Slot:4+5					
CCC2V5 DDR	VIN_5V	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
	VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD
TDD_CPU	11									
CC_DDR										
rcc_3v3	<u> </u>	1			1			1		1
PCCIO_SD	Defa	ult TC	P	ower D)oma	ain M	1an			
rcc3v3_sp	20.4						Р			
ESETn /		Sup	port Voltage	Actual ass	igned					


10	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			M. A.	
Domain	PIN NUM	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes	
PMUIO1	Pin Y20	/	×	VCC3V3_PMU	VCC3V3_PMU	3.3V		
PMUIO2	Pin W19	>	~	VCC3V3_PMU	VCC3V3_PMU	3.3V		
VCCIO1	Pin H17	/	✓	VCCIO_ACODEC	VCCIO_ACODE	C 3.3V		
VCCIO2	Pin H18	/	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low	
vссіоз	Pin L22	>	/	VCCIO_SD	VCCIO_SD	3.3V		
VCCIO4	Pin J21	>	/	VCCIO4	VCC_1V8	3.3V		
VCCI05	Pin V10 Pin V11	/	✓	VCCIO5	VCC_3V3	3.3V		
VCCI06	Pin R9 Pin U9	>	/	VCCIO6	VCC_1V8	1.8V		
VCCI07	Pin V12	\	/	VCCI07	VCC_3V3	3.3V		


項目名称 <Title>


-05.Power Sequence/IO Domain


页码 6


Tuesday, August 06, 2024 條戌时间 <remarks>














项目名称	<title></th><th></th><th></th></tr><tr><th>电路名称</th><th>06.SOC_OSC/PMI</th><th>J/SYSPLL</th><th></th></tr><tr><th>纸张大小</th><th>A3</th><th>作者</th><th>TZH</th></tr><tr><th>绘制时间</th><th>Thursday, July 11, 2024</th><th>條改时间</th><th>Sunday, September 14, 2</th></tr><tr><th>备注</th><th><remarks></th><th>页码</th><th>12</th></tr><tr><th></th><th>1</th><th></th><th></th></tr></tbody></table></title>
------	---

