Schematics For RK3568 NVR

RK_NVR_DEMO_RK3568_DDR4P216SD4_V12

Main Functions Introduction

- 1) PMIC: DiscretePower 2) RAM: DDR4 2x16Bit
- 3) ROM: eMMC5.1+SPI Falsh
- 4) Support: 1 x USB3.0 OTG + 3 x USB2.0 HOST
- 5) Support: 6 x SATA3.0 Connector (7pin)
 6) Support: 2 x 1Lanes Mini PCIe Connector
- 7) Support: 1 x HDMI2.0 TX 8) Support: 1 x HDMI1.4 TX
- 9) Support: 1 x VGA TX
- 10) Support: 1 x 4Lanes MIPI DSI or LVDS with Touch Connector
- 11) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 12) Support: 1 x IR Receiver
- 13) Support: 1 x Line Out, 1 x Line In,
- 14) Support: 1 x Buzzer
- 15) Support: 1 x Power LED,1 x Ethernet LED,1 x HDD LED
- 16) Support: 1 x Recovery Key
- 17) Support: 1 x RS232
- 18) Support: 1 x RS485
- 19) Support: 1 x UART
- 20) Support: Debug UART

Ro	ckchi 瑞芯微电		Rockchip Electronics Co., Ltd				
Project: RK_NVR_DEMO_RK3568_DDR4P216SD4							
File:	00.Cove	r Page					
Date:	Date: Sunday, December 13, 2020			Rev:	V1.2		
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	1 of 37		

Table of Content

Table of	Content
Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence/IO Domain Map
Page 7	10.RK3568_Power/GND
Page 8	11.RK3568_DDR PHY
Page 9	12.RK3568_OSC/PLL/PMUIO
Page 10	13.RK3568_Flash/SD Controller
Page 11	14.RK3568_USB/PCIe/SATA PHY
Page 12	15.RK3568_SARADC/GPIO
Page 13	16.RK3568_VI Interface
Page 14	17.RK3568_VO Interface_1
Page 15	18.RK3568_VO Interface_2
Page 16	19.RK3568_Audio Interface
Page 17	20.Power_DC IN
Page 18	21.Power_PMIC
Page 19	22.Power_other
Page 20	23.Power_Flash Power Manage
Page 21	25.USB2/USB3 Port
Page 22	33.DRAM-DDR4_2x16bit_96P
Page 23	40.Flash-eMMC Flash
Page 24	43.Flash-SPI FLASH
Page 25	50.VO-HDMI2.0 TX
Page 26	51.VO-HDMI1.4 TX(RGB To HDMI)
Page 27	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0
Page 28	59.VO-VGA Output(RTD2166)
Page 29	67.Ethernet-GEPHY_RGMII0
Page 30	68.Ethernet-GEPHY_RGMII1
Page 31	70.Audio Port
Page 32	83.SATA-SATA3.0 Slot_7P
Page 33	85.PCIE-Mini_PCIe
Page 34	90.IR Receiver/LED/RESET/PWRKEY
Page 35	91.Debug UART
Page 36 Page 37	95.UART/RS485/RS232 99.Mark/Hole/Heatsink
Page 38	99.Mai kj Holej HeatSilik
Page 39	
Page 40	
Page 41	
Page 42	
Page 43	
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

Notes

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Description

Note


Option


Ra	ckchi 瑞芯微电		ckchip El	ectronics	Co., Ltd		
Project:	Project: RK_NVR_DEMO_RK3568_DDR4P216SD4						
File:	01.Index	and Notes					
Date:	Sunday, Dece	mber 13, 2020	Rev:	V1.2			
Designed by:	7hanadz	Reviewed by	Defoult	Sheet:	2 of 37		

Revision History

Version	Date	Ву	Change Dsecription	Approved
V1.0	2020-11-04	Zhangdz	1:Revision preliminary version	
V1.1	2020-12-07	Zhangdz	1:Change ED6701,ED6702,ED6703,ED6704, ED6801,ED6802,ED6803,ED6804 to UDD32C03L01 2:VDD_LOGIC change to independent buck power supply 3:VDD_GPU and VDD_NPU change to the same buck power supply 4:Change C2150 to VDD_GPU/NPU power net 5:Add C1007	
V1.2	2020-12-17	Zhangdz	1:Optimize PCB layout 1) Change C1003 to 4.7uF,Add C1021(4.7uF) 2) Change C1009 to 4.7uF,Add C1023(4.7uF) 3) Change C1018 to 4.7uF,Add C1022(4.7uF) 4) Change C1104 to 4.7uF,Add C1022(4.7uF) 4) Change C1104 to 4.7uF,Add C1105(4.7uF) 2:Add power on sequence 3:Remove R1613 and R1618,Pin W14,Y14 connection to VSS 4:Remove R1701 and R1703,Pin W15,Y15 connection to VSS 5:Change R2123 to 100K,Change R2125 to 10K, 6:VDD_LOGIC Voltage range : 0.81-1.0V Change R2111 to 51K 1%,Change R2115 to 300K 1%, Change R2111 to 18K 1%,Change R2110 to 18K 1%, 7:VDD_GPU/NPU Voltage range :0.81-1.1V Change R2113 to 51K 1%,Change R2117 to 150K 1%, Change R2112 to 10K 1% 8:PCIE_PWREN_H_GPIO0_D4 Connect to SOC	

Ra	ckch 瑞芯微电		ckchip El	ectronics	Co., Ltd
Project:	D4				
File:					
Date:	Thursday, De	cember 17, 2020	Rev:	V1.2	
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	3 of 37





Rockchip Confidential

ROCKCHIP ROCKCHIP ROCKCHIP Electronics Co., Ltd 新版學書 Rockchip Electronics Co., Ltd File: 04-Power Diagram
Date: Intensity Desenter 22, 2020 | Rev | V1.2 |
Date of Date of Date of Date of 27 | Date of


Power Sequence vcc12v_dcin vcc3v3_sys vcc5v0_sys vdda_0v9 vdd_logic vdd_gpu/npu vdd_cpu vcc2v5_ddr vcc_1v8 vcc_ddr vcc_ddr

Power Supply	Channel	Supply Limit	Power Name	Time Slot	Default Voltage
VCC12V_DCIN	BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V
VCC12V_DCIN	BUCK	3.0A	VCC5V0_SYS	Slot:0	5.2V
VCC3V3_SYS			VCC3V3_PMUIO	Slot:0	3.3V
VCC3V3_SYS	LDO	0.3A	VDDA_0V9	Slot:1	0.9V
VCC3V3_SYS	виск	1.5A	VDD_LOGIC	Slot:1	0.9V
VCC3V3_SYS	BUCK	3.0A	VDD_GPU/NPU	Slot:1	0.9V
VCC3V3_SYS	BUCK	5.0A	VDD_CPU	Slot:1	0.9V
VCC3V3_SYS	LDO	0.3A	VCC2V5_DDR	Slot:1	2.5V
VCC3V3_SYS	LDO	0.5A	VCC_1V8	Slot:2	1.8V
VCC3V3_SYS	LDO	0.5A	VCCA_1V8	Slot:2	1.8V
VCC3V3_SYS	BUCK	1.5A	VCC_DDR	Slot:2	1.2V DDR4
VCC3V3_SYS	MOS	2A	VCC_3V3	Slot:3	3.3V
VCC3V3_PMUIO	RESETn				


IO Power Domain Map Updates must be Revision accordingly!

IO	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
Domain	PIN NUM	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes
PMUIO1	Pin Y20	>	×	VCC_3V3	VCC_3V3	3.3V	
PMUIO2	Pin W19	>	/	VCC_3V3	VCC_3V3	3.3V	
VCCIO1	Pin H17	/	✓	VCC_3V3	VCC_3V3	3.3V	
VCCIO2	Pin H18	/	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
<i>vcс</i> 103	Pin L22	>	✓	VCC_3V3	VCC_3V3	3.3V	
VCCIO4	Pin J21	>	/	VCC_1V8	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	>	/	VCC_3V3	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	/	/	VCC_1V8	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCC_3V3	VCC_3V3	3.3V	


Ro	ckch 瑞芯微电		ckchip Elec	chip Electronics Co., Ltd			
Project: RK_NVR_DEMO_RK3568_DDR4P216SD4 File: 05.Power Sequence/IO Domain Map							
							Date:
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	6 of 37		



RK3568_F (DDR PHY)




R	Rockchip Electronics Co., Lt							
Project:	Project: RK_NVR_DEMO_RK3568_DDR4P216SD4							
File:	11.RK35	11.RK3568_DDR PHY						
Date:	Sunday, Dece	ember 13, 2020		Rev:	V1.2			
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	8 of 37			




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Electronics Co., Ltd 瑪芯微电子								
Project:	t: RK_NVR_DEMO_RK3568_DDR4P216SD4							
File:	12.RK35	12.RK3568_OSC/PLL/PMUIO						
Date:	Thursday, Dec	Thursday, December 17, 2020			V1.2			
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	9 of 37			




RK3568 J(VCCIO3 Domain)




Ro	ckchi 瑞芯微电		Rockchip Electronics Co., Ltd			
Project:	Project: RK_NVR_DEMO_RK3568_DDR4P216SD4					
File:	13.RK35	68_Flash/S	D Controlle	r		
Date:	Sunday, Dece	Sunday, December 13, 2020			V1.2	
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	10 of 37	

RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1) RK3568_V(USB2.0 HOST) 90 Ohm ±10% USB3.0 USB2.0 HOST USB3_OTG0_D USB3_OTG0_D OTGO HS/FS/LS 90 Ohm ±10% (USB3_OTG0_VBUSDET USB3 OTG0 VBUSDE (USB Download) C1400 100nF USB3 OTG0 ID 90 Ohm ±10% 90 Ohm ±10% USB2 HOST3 D 10V C0402 USB3.0 HOST1 HS/FS/LS USB3_HOST1_D USB2 AVDD 0V9 VDDA 0V9 USB3.0 USB3 AVDD OV R1401 1 USB3 AVDD 1V8 VCCA 1V8 USB2 AVDD 0V9 OTG0/HOST1 HS/FS/LS USB2 AVDD 1V8 USB3 AVDD 1V Power VCC 3V3 USB2_AVDD_1V8 USB3 AVDD 3V C1401 C1402 100nF USB2 AVDD 3V X5R X5R MULTI_PHY0/1/2 6.3V C0201 6.3V C1404 100nF 100nF 100nF BGA636_19R00X19R00X1R20 USB3.0 OTG0 SS and SATAO Mux C0201 C0201 C0201 90 Ohm ±10% USB3 OTG0 SSTXP/SATA0 TX USB3_OTG0_SSTXN USB3 OTG0 SSTXN/SATA0 TX 90 Ohm ±10% USB3_OTG0_SSRXP/SATA0_RXI USB3_OTG0_SSRXN/SATA0_RXI USB3 OTG0 SSRXN RK3568_W(PCIe3.0 x2) USB3.0 HOST1 SS and SATA1 and QSGMII MO Mux USB3_HOST1_SSTXP/SATA1_TXP/QSGMII_TXP_MUUSB3_HOST1_SSTXN/SATA1_TXN/QSGMII_TXN_MU 100 Ohm ±10% SATA1_RXP USB3_HOST1_SSRXP/SATA1_RXP/QSGMII_RXP_M USB3_HOST1_SSRXN/SATA1_RXN/QSGMII_RXN_M $PCIe3.0 \times 2$ 100 Ohm ±10% 85 Ohm ±10% SPCIE30 TX0P PCIe2.0 and SATA2 >>PCIE30 TX1P 85 Ohm ±10% PCIE30_TX1 and QSGMII M1 Mux SPCIE30 TX1N PCIE30 TX1 100 Ohm ±10% //PCIE30 RX0P 85 Ohm ±10% PCIE20_TXP/SATA2_TXP/QSGMII_TXP_M: PCIE20_TXN/SATA2_TXN/QSGMII_TXN_M: PCIE30 RX0 PCIE30_RX0N 100 Ohm ±10% 85 Ohm ±10% PCIE30_RX1P PCIE30_RX1N PCIE20_RXP/SATA2_RXP/QSGMII_RXP_M PCIE30_RX1 PCIE20 RXN/SATA2 RXN/QSGMII RXN M PCIE30 RX1 100 Ohm ±10% PCTE20 REPCTED POTERN REPOLKE PCIE30 REFCLKN IN PCIE20 REFCLKN PCIE30 REFCLKN I U19 PCIE30_RESREF R1406 1 MULTI PHY MULTI PHY0 REFCLKE REFCLK MULTI PHY1 REPCLED R1407 MULTI_PHY1_REFCLKN PCIE30_AVDD_0V9 PCIE30_AVDD_0V9 HSB3 AVDD OV9 PCIE30 AVDD 1V8 MULTI_PHY_AVDD_0V9_: MULTI_PHY_AVDD_0V9_: USB3 AVDD 1V8 PCIE30_AVDD_1V MULTI_PHY_AVDD_1V C1408 C1409 C1410 BGA636 19R00X19R00X1R20 C1411 C1412 C1414 4.7uF RK3568 BGA636_19R00X19R00X1R20 ___4.7uF X5R _4.7uF X5R 6.3V C0402 C0402 C0402 Note: Caps of between dashed green lines and U1000 Rackchio Rockchip Electronics Co., Ltd should be placed under the U1000 package. 瑞芯微电子 Other caps should be placed close to the U1000 package RK_NVR_DEMO_RK3568_DDR4P216SD4 14.RK3568 USB/PCIe/SATA PHY **Rockchip Confidential** Sunday, December 13, 2020 Rev: V1.2 Zhanadz Reviewed by: Default Sheet:


RK3568_K(VCCIO4 Domain)




RK3568 N(VCCIO7 Domain)



RK3568 O(SARADC/OTP)






Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package


Ro	ckchi 瑞芯微电		ckchip Elec	tronics	Co., Ltd			
Project:	RK_NVR	RK_NVR_DEMO_RK3568_DDR4P216SD4						
File:	15.RK35	8_SARAD	C/GPIO					
Date:	Sunday, December 13, 2020			Rev:	V1.2			
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	12 of 37			

RK3568 P(MIPI CSI RX)



Option1 Sensor1 x4Lane MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0			
Lii	Option1	Sensor1 x4Lane	
MIPI_CSI_RX_D0-1 Sensor1 x2Lane MIPI_CSI_RX_CLK0 Option2 +	Option2		
MIPI_CSI_RX_D2-3 Sensor2 x2Lane MIPI_CSI_RX_CLK1		·	-11 1

RK3568_M(VCCIO6 Domain)




Mode	16bit	12bit	10bit	8bit
CIF_D0	D0			
CIF_D1	D1			
CIF_D2	D2			
CIF_D3	D3			
CIF_D4	D4	D0		
CIF_D5	D5	D1		
CIF_D6	D6	D2	D0	
CIF_D7	D7	D3	D1	
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

upport BT601 YCbCr 422 8bit input upport BT656 YCbCr 422 8bit input upport BM 8/10/12bit input upport BM 8/10/12bit input upport BM1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling upport bM1120 YCbCr 422 8/10/12/16bit input,


Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip 瑞志徽电子 Project: RK_NVR_DEMO_RK3568_DDR4P216SD4 16.RK3568_VI Interface


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)



RK3568_T(eDP TX)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential


RK3568_Q(HDMI2.0 TX)

HDMI TMDS trace 100 Ohm ±10%



Rockchip Electronics Co., Ltd 瑞芯微电子					Co., Ltd
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4				
File:	le: 17.RK3568_VO Interface_1				
Date:	Sunday, December 13, 2020 Rev:			Rev:	V1.2
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	14 of 37
1					


RK3568 L(VCCIO5 Domain)





Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package

Ro	ckchi 瑞芯微电		ckchip Elec	ctronic	s Co., Ltd
Project:	ject: RK_NVR_DEMO_RK3568_DDR4P216SD4				
File: 18.RK3568_VO Interface_2					
Date:	Sunday, December 13, 2020			Rev:	V1.2
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	15 of 37










Back-up Power



Rockchip Electronics Co., Ltd 瑞芯微电子						
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4					
File:	22.Power_other					
Date:	Sunday, December 13, 2020			Rev:	V1.2	
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	19 of 37	

