
400mA, Ultra-low noise, Small Package **Ultra-Fast CMOS LDO Regulator**

General Description

The LP3983S is designed for portable RF and wireless applications with demanding performance and space requirements. The LP3983S performance is optimized for battery-powered systems to deliver ultra low noise and low quiescent current. A noise bypass pin is available for further reduction of output noise. Regulator ground current increases only slightly in dropout, further prolonging the battery life. The LP3983S also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The LP3983S consumes less than 0.01µA in shutdown mode and has fast turn-on time less than 50µs. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio. It is available in the 5-lead of SOT23-5 packages.


Ordering Information



Features

- Ultra-Low-Noise for RF Application
- 2V- 6V Input Voltage Range
- Low Dropout: 300mV @ 400mA
- 400mA Output Current, 550mA Peak Current
- High PSRR: -68dB at 1KHz
- < 0.01uA Standby Current When Shutdown
- Available in SOT23-5/6 Package
- TTL-Logic-Controlled Shutdown Input
- Ultra-Fast Response in Line/Load transient
- Current Limiting and Thermal Shutdown Protection
- Quick start-up (typically 20uS)

Typical Application Circuit




Applications


- Portable Media Players/MP3 players
- Cellular and Smart mobile phone
- LCD
- **DSC Sensor**
- Wireless Card

LP3983S - 03 Aug.-2014



Pin Configurations






Marking Information

Device	Marking	Package	Shipping
LP3983S	LPS	SOT23-5	3K/REEL
	1FXXX	SOT23-6	
X: Batch number.			

Functional Pin Description

Pin Name	Pin NO.		Die Fernation	
	SOT23-5	SOT23-6	Pin Function	
VIN	1	1	Power Input Voltage.	
GND	2	2	Ground.	
EN	3	3	Chip Enable (Active High). There is an integrated pull low $1M\Omega$ resistor connected to GND when the control signal is floating.	
ADJ	4	5	Adjustable pin.	
BP	-	4	Reference Noise Bypass.	
VOUT	5	6	Output Voltage.	

Function Block Diagram



LP3983S - 03 Aug.-2014



Absolute Maximum Ratings

Supply Input Voltage	6.5V
Power Dissipation, P _D @ T _A = 25°C	
SOT23-5/6	400mW
Package Thermal Resistance	
SOT23-5/6, θ _{JA}	250°C/W
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	−65°C to 150°C
ESD Susceptibility	
HBM (Human Body Mode)	2kV
MM(Machine-Mode)	200V
Recommended Operating Conditions	
Supply Input Voltage	2V to 6.0V
Operation Junction Temperature Range	40°C to 125°C
Operation Ambient Temperature Range	−20°C to 85°C



Electrical Characteristics


 $(V_{\text{IN}} = V_{\text{OUT}} + 1V, C_{\text{IN}} = C_{\text{OUT}} = 2.2 \mu\text{F}, C_{\text{FB}} = 22 p\text{F}, T_{\text{A}} = 25^{\circ} \text{C}, \text{ unless otherwise specified})$


Parameter		Symbol	Test Conditions	Min	Тур.	Max	Units		
Output Voltage Accuracy		ΔV_{OUT}	I _{OUT} = 1mA	-2		+2	%		
Output Loading Current		ILOAD	$V_{EN}=V_{IN}, V_{IN}>2.5V$		400		mA		
Current Limit			I _{LIM}	$R_{LOAD} = 1\Omega$		500		mA	
			LP3983SAB5F-09		0.9		V		
Adjustable vo	Adjustable voltage reference		V_{FB}	LP3983SAB5F-08		0.8		V	
Quiescent Cu	rrent		ΙQ	V _{EN} ≥ 1.2V, I _{OUT} = 0mA		75	130	μA	
Duan and Malka			\ /	I _{OUT} = 200mA, V _{OUT} >2.8V		160	200		
Dropout Volta	ge		V_{DROP}	I _{OUT} = 400mA, V _{OUT} >2.8V		320	400	mV	
Line Regulation		ΔV_{LINE}	$V_{IN} = (V_{OUT} + 1V) \text{ to } 5.5V,$ $I_{OUT} = 1\text{mA}$			0.3	%		
Load Regulation		Δ_{LOAD}	1mA < I _{OUT} < 400mA			0.6	%		
Standby Curre	Standby Current		I _{STBY}	V _{EN} = GND, Shutdown		0.01	1	μΑ	
EN Input Bias Current		I _{IBSD}	V _{EN} = GND or V _{IN}		0.1	100	nA		
EN Logic		ow Voltage	V _{IL}	V _{IN} = 3V to 5.5V, Shutdown			0.4 V		
Threshold	Logic-High Voltage		V _{IH}	V _{IN} = 3V to 5.5V, Start-Up	1.4			V	
Output Noise Voltage			10Hz to 100kHz, $I_{OUT} = 200$ mA, $C_{OUT} = 1$ µF		100		uVRMS		
Power Supply f = 100Hz		PSRR	$C_{OUT} = 1\mu F$,		-76				
Rejection Rate f = 10kHz			I _{OUT} = 10mA		-68		dB		
Thermal Shut	Thermal Shutdown Temperature		T_{SD}			165		°C	


LP3983S – 03 Aug.-2014





Typical Operating Characteristics


















Applications Information

Like any low-dropout regulator, the external capacitors used with the LP3983S must be carefully selected for regulator stability and performance. Using a capacitor whose value is > 1µF on the LP3983S input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better **PSRR** and line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The LP3983S is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least 1µF with ESR is > $25m\Omega$ on the LP3983S output ensures stability. The LP3983S still works well with output capacitor of other types due to the wide stable ESR range. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the V_{OUT} pin of the LP3983S and returned to a clean analog ground.

Start-up Function Enable Function



The LP3983S features an LDO regulator enable/disable function. To assure the LDO regulator will switch on, the EN turn on control level must be greater than 1.4 volts. The LDO regulator will go into the shutdown mode when the voltage on the EN pin falls below 0.4 volts. For to protecting the system, the LP3983S have a quick-discharge function. If the enable function is not needed in a specific application, it may be tied to V_{IN} to keep the LDO regulator in a continuously on state.

Feedback Capacitor and Bypass Capacitor

For adjustable version, connecting a 22pF between output pin and FB pin significantly reduces output voltage ripple, it is critical that the capacitor connection should be direct and PCB traces should be as short as possible.

For LP3983SB6F08/9, connecting a 10nF between the BP pin and GND pin significantly reduces noise on the regulator output, it is critical that the capacitor connection between the BP pin and GND pin be direct and PCB traces should be as short as possible. There is a relationship between the bypass capacitor value and the LDO regulator turn on time. DC leakage on this pin can affect the LDO regulator output noise and voltage regulation performance.

Thermal Considerations

Thermal protection limits power dissipation in LP3983S. When the operation junction temperature exceeds 165°C, the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turns on again after the junction temperature cools by 30°C. For continue operation, do not exceed absolute maximum operation junction temperature 125°C.

The power dissipation definition in device is:

 $P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_Q$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of

surroundings airflow and temperature difference between junction to ambient.

The maximum power dissipation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$$

Where

 $T_{J(MAX)}$ is the maximum operation junction temperature 125°C, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance. For recommended operating conditions specification of LP3983S, where $T_{J(MAX)}$ is the maximum junction temperature of the die (125°C) and T_A is the maximum ambient temperature. The junction to ambient thermal resistance (θ_{JA} is layout dependent) for SOT23-5 package is 250°C/W.

$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 250 = 400 \text{mW} (SOT23-5)$


The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance θ_{JA} .

LP3983S - 03

Aug.-2014

Packaging Information


SOT23-5



Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
Α	0.889	1.295	0.035	0.051	
A1	0.000	0.152	0.000	0.006	
В	1.397	1.803	0.055	0.071	
b	0.356	0.559	0.014	0.022	
С	2.591	2.997	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.838	1.041	0.033	0.041	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

SOT-23-5 Surface Mount Package

SOT23-6



Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
Α	0.889	1.295	0.031	0.051	
A1	0.000	0.152	0.000	0.006	
В	1.397	1.803	0.055	0.071	
b	0.250	0.560	0.010	0.022	
С	2.591	2.997	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.838	1.041	0.033	0.041	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

SOT-23-6 Surface Mount Package