REF Schematic for RK3568

Main Functions Introduction

Rockchip Confidential

```
1) PMIC: RK809-5+DiscretePower
 2) RAM: DDR4 2x16Bit-----Default
 Option:LPDDR4/4x 1X32bit(200ball)
 Option:DDR3 4x16bit
 Option:DDR3 4x16bit+2x16bit ECC
 Option:DDR4 2x16bit+1x16bit ECC
 Option:LPDDR3 1x32bit(178ball)
 Option:DDR4 4x16bit
 3) ROM: eMMC-----Default
 Option: Nand Flash
 Option: SPI Falsh
 4) Support: 1 x Micro SD Card3.0
 5)Support:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2 ------Default
    Option: 1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0 (RC Mode)
    Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
    Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0 (RC Mode)
    Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2
    Option: 1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0 (RC Mode)
    Option: 1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
    Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0 (RC Mode)
 6) Support: 1 x USB2.0 HOST2+ 1 x USB2.0 HOST3 -- -----Default
 7) Support: 4G module Via MiniPCIe2.0 Slot With PCIE2.0 and USB2.0 HOST3 function -----Option
 8) Support: 2 x 1Lane PCIe3.0 Connector (RC Mode) -----Default
    Option:1 x 2Lanes PCIe3.0 Connector (RC Mode)
    Option: 1 x 2Lanes PCIe3.0 Connector (EP Mode)
 9) Support: 1 x HDMI2.0 TX
10)Support:1 x LCM MIPI DSI TX0 ------Default
    Option: 1 x LCM MIPI DSI TX1
    Option:1 x LCM LVDS TX
    Option: 1 x LCM Dual MIPI DSI TX
    Option:1 x LCM eDP TX
11) Support: 1 x VGA OUT ------Default
12) Support: 1 x 4Lanes Camera MIPI CSI RX ------Default
    Option: 2 x 2Lanes Camera MIPI CSI RX
    Option: 1 x HDMI1.4 RX(HDMI to MIPI CSI)
13) Support:a/b/q/n/ac 2X2 SDIO WIFI5+BT5.0+PCM ------Default
    Option:a/b/g/n/ac 1X1 SDIO WIFI+BT+PCM
    Option:a/b/g/n/ac/ax 2X2 PCIe WIFI6+BT5.0+PCM
14) Support: 1 x 10/100/1000 Ethernet(RGMII1 M1) ------Default
    Option:1 x 10/100/1000 Ethernet(RGMII0)
    Option:1 x 10/100/1000 PCIe Ethernet Card
15) Support: 1 x Headphone output ------Default
16) Support: 1 x ECM MIC + 1 x Speaker out -----Default
    Option: 4 x MEMS MIC + 1 x Speaker out + Loopback or 2 x MEMS MIC + 1 x Speaker out + Loopback
    Option: 4 x MEMS MIC + 2 x Speaker out + Loopback
17) Support: 1 x IR Receiver ------Default
18) Support: Array Key (MENU, VOL+, VOL-, ESC), Reset, Power on/off Key
19) Support: 3 x UART + 1 x RS485 + 1 x CAN FD (Option)
20) Support: Debug UART and ARM JTAG
```

Ro	ckchi 瑞芯微电		ckchip Elec	tronics	Co., Ltd		
Project:	RK3568_	AloT_REF_	SCH				
 File:	00.Cover	Page	•				
Date:	Thursday, Feb	ruary 04, 2021		Rev:	V1.0		
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	1 of 69		

Table of Content

i abie oi	Content	
Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Diagram	Default
Page 6	05.Power Sequence/IO Domain Map	Default
Page 7	06.Reset Signal Map/Clock Map	Default
Page 8	07.UART Map	Default
Page 9	08.I2C Bus Map	Default
Page 10	09.PCIE30/MULTI_PHY/VOP Fun Map	Default
Page 11	10.RK3568_Power/GND	Default
Page 12	11.RK3568_DDR PHY	Default
Page 13	12.RK3568 OSC/PLL/PMUIO	Default
Page 14	13.RK3568_Flash/SD Controller	Default
Page 15	14.RK3568_USB/PCIe/SATA PHY	Default
Page 16	15.RK3568_SARADC/GPIO	Default
Page 17	16.RK3568_VI Interface	Default
Page 18	17.RK3568_VO Interface_1	Default
Page 19	18.RK3568 VO Interface 2	Default
Page 20	19.RK3568 Audio Interface	Default
Page 21	20.Power_DC IN	Default
Page 22	21.Power_PMIC	Default
Page 23	22.Power_Ext Discrete/RTC IC	Default
Page 24	23.Power_Flash Power Manage	Default
Page 25	25.USB2/USB3 Port	Default
Page 26	31.DRAM-DDR3_4X16Bit_96P	Option
Page 27	32.DRAM-DDR3 4X16+ECC 2X16 96P	Option
Page 28	33.DRAM-DDR4_2x16bit_96P	Default
Page 29	34.DRAM-DDR4_4x16Bit_96P	Option
Page 30	35.DRAM-DDR4_96P_2X16+ECC_1X16	Option
Page 31	36.DRAM-LPDDR3_1X32bit_178P	Option
Page 32	38.DRAM-LPDDR4X_1X32bit_200P	Option
Page 33	40.Flash-eMMC Flash	Default
Page 34	41.Flash-Nand Flash	Option
Page 35	42.Flash-MicroSD Card	Default
Page 36	43.Flash-SPI Flash	Option
Page 37	45.VI-Camera_Power	Default
Page 38	47.VI-Camera_MIPI_CSI_1x 4Lanes	Default
Page 39	48.VI-Camera_MIPI_CSI_2x 2Lanes	Option
Page 40	49.VI-HDMI1.4 RX(To MIPICSI RX)	Option
Page 41	50.VO-HDMI2.0 TX	Default
Page 42	52.VO-LCM_MIPI_DSI_TX0/TX1	Default
Page 43	53.VO-LCM_Dual MIPI_DSI TX	Option
Page 44	54.VO-LCM_LVDS TX	Option
Page 45	56.VO-LCM_eDP TX	Option
Page 46	58.TP Connector_COF	Default
Page 47	59.VO-VGA Output(eDP To VGA)	Default
Page 48	60.WIFI/BT-SDMMC1_1T1R + UART	Option
Page 49	62.WIFI/BT-SDMMC1_2T2R + UART	Default
Page 50	64.WIFI6/BT-PCIe_2T2R + UART	Option
Page 51	67.Ethernet-GEPHY_RGMII0	Option
Page 52	68.Ethernet-GEPHY_RGMII1_M1	Default
Page 53	69.Ethernet-PCIE Ethernet	Option

Page 54	70.Audio-Headphone Port	Default
Page 55	71.Audio-SingleMic+RK809_SPK	Default
Page 56	72.Audio-MicArray+RK809_SPK	Option
Page 57	74.Audio-MicArray+EXT Dual_SPK	Option
Page 58	82.SATA-SATA3.0 Slot_7P	Default
Page 59	83.PCIE-PCIE2.0_1x1Lane_RC_36P	Option
Page 60	84.PCIE-PCIE3.0_1x2Lanes_RC_64P	Option
Page 61	85.PCIE-PCIE3.0_2x1Lane_RC_32P	Default
Page 62	86.PCIE-PCIE3.0_1x2Lanes_EP_64P	Option
Page 63	87.MiniPCIe2.0 Slot_With 4G Fun	Option
Page 64	90.IR Receiver	Default
Page 65	91.Debug UART	Default
Page 66	92.KEY Array/SARADC	Default
Page 67	93.LED/HW_ID/BOM_ID	Default
Page 68	95.UART/RS485/CAN Port	Default
Page 69	99.Mark/Hole/Heatsink	Default
Page 70		
Page 71		
Page 72		
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

Component parameter description
1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Rockchip 場芯微电子 Rockchip Electronics Co., Ltd								
Project: RK3568_AloT_REF_SCH								
File:	01.Index and Notes							
Date:	Thursday, Feb	Thursday, February 04, 2021 Rev: V1.0						
Designed by:	Zhangdz	Zhangdz Reviewed by: Default Sheet: 2 of 69						


Rockchip Confidential


Revision History

Version	Date	Ву	Change Dsecription	Approved
V1.0	2021-02-04	Zhangdz	1:Revision preliminary version	

Rockchip Electronics Co., Ltd 瑞芯微电子								
Project:	Project: RK3568_AloT_REF_SCH							
File:	02.Revis	ion Histor	у					
Date:	Thursday, Fel	Thursday, February 04, 2021 Rev: V1.0						
Designed by:	Zhangdz	Zhangdz Reviewed by: Default Sheet: 3 of						

		=	7	c:	
KOCI	KCN	up C	JONI	Ide	ential





Power Sequence VCC12V_DCIN VCC3V3_SYS VCC5V0 SYS VCC5V0 USB VDDA0V9 PMU VDDA_0V9 VDD_LOGIC VDD_GPU VCCA1V8_PMU VCCA 1V8 VCC_1V8 VCC3V3 PMU VCC2V5_DDR VDD_CPU VCC_DDR VCC_3V3 VCCIO SD VCC3V3_SD RESETn VDD NPU VDDA0V9_IMAGE

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DDR4)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
	RK809_LD01	0.4A	VDDA0V9_IMAGE	N/A	OV	OFF	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	OV	OFF	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LD05	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V	TBD	TBD
	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
VCC3V3_SYS	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LD09	0.4A	VCCA1V8_IMAGE	N/A	OV	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3 SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

Default IO Power Domain Map


IO .			ort Itage	Actual assign IO Domain Vo	ed oltage		Notes
Domain	PIII Nuill	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes
PMUIO1	Pin Y20	✓	×	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	/	/	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
vссіоз	Pin L22	/	/	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	/	/	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	/	/	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	/	/	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	/	VCCI07	VCC_3V3	3.3V	


If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!


R	ockch 瑞芯微F		ckchip El	lectronics	Co., Ltd			
Projec	Project: RK3568_AloT_REF_SCH							
File:	05.Powe	r Sequence	e/IO Doma	ain Map				
Date:	Date: Thursday, February 04, 2021 Rev: V1.0							
Designed I	by: Zhangdz	Reviewed by:	Default	Sheet:	6 of 69			


VCCA1V8 IMAGE


VCCIO ACODEC


















Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

Rockchip 瑞芯微电子 Rockchip Electronics Co., Ltd							
Project:	Project: RK3568_AloT_REF_SCH						
File:	ile: 12.RK3568_OSC/PLL/PMUIO						
Date:	Thursday, Feb	Thursday, February 04, 2021 Rev: V1.0					
Designed by:	Zhangdz	Zhangdz Reviewed by: Default Sheet: 13 of 69					



RK3568 J(VCCIO3 Domain)




R	ockch 瑞芯微电		ckchip Elec	tronics	Co., Ltd
Project	: RK3568_	AloT_REF	SCH		
File:	13.RK35	68_Flash/S	D Controlle	r	
Date:	Thursday, Fel	bruary 04, 2021		Rev:	V1.0
Designed b	y: Zhangdz	Sheet:	14 of 69		


RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1) Diff 90 Ohm ±10% USB3.0 USB2.0 HOST USB3 OTG0 D OTGO HS/FS/LS //USB3_OTG0_VBUSDET USB3 OTG0 VBUSDE (USB Download) C1400 100nF </usb3_otg0_id</pre> Diff 90 Ohm ±10% USB3.0 C0402 HOST1 HS/FS/LS USB3_HOST1_D USB_AVDD_0V9 USB3.0 USB3 AVDD OV USB AVDD 1V8 USB2 AVDD 0V9 OTG0/HOST1 HS/FS/LS USB AVDD 1V8 USB3 AVDD 1V8 Power VCC 3V3 USB2_AVDD_1V8 USB3 AVDD 3V3 C1401 C1402 100nF 10055 USB2 AVDD 3V X5R X5R 10V MULTI_PHY0/1/2 10V C1404 100nF 100nF BGA636_19R00X19R00X1R20 USB3.0 OTG0 SS Option and SATAO Mux C0201 C0201 C0201 USB3_OTG0_SSTXP/SATA0_TX USB3 OTG0 SSTXN/SATA0 TX Default USB3 OTG0 SATA3.0 Port0 RK3568_W(PCIe3.0 x2) USB3.0 HOST1 SS and SATA1 and QSGMII MO Mux USB3_HOST1_SSTXP/SATA1_TXP/QSGMII_TXP_MUUSB3_HOST1_SSTXN/SATA1_TXN/QSGMII_TXN_MU USB3_HOST1_SSRXP/SATA1_RXP/QSGMII_RXP_M USB3_HOST1_SSRXN/SATA1_RXN/QSGMII_RXN_M $PCIe3.0 \times 2$ USB3_HOST1_SSRXN Diff 100 Ohm ±10% Diff 90 Ohm ±10% Default PCIE30_TX0 USB3 HOST1 SATA3.0 Port1 PCIe2.0 and SATA2 PCIE30 TX1 and QSGMII M1 Mux PCIE30 TX1 Diff 85 Ohm ±10% SATA2 TXP PCIE20_TXP/SATA2_TXP/QSGMII_TXP_M PCIE20_TXN/SATA2_TXN/QSGMII_TXN_M ✓/PCIE30 RX0P PCIE30 RX0 SPCIE20_TXN -SSATA2_TXN PCIE30 RXON PCIE20_RXP/SATA2_RXP/QSGMII_RXP_M PCIE30_RX1 PCIE20_RXN PCIE20 RXN/SATA2 RXN/QSGMII RXN N PCIE30 RX1 Diff 85 Ohm ±10% PCIE20_REFCLKP PCIE20_REFCLKN Diff 100 Ohm ±10% PCTE20 REPCTA PCTE30 REPCTED PCIE20 REFCLKI PCIE30 REFCLKN I Diff 100 Ohm ±10% Default PCIe2.0 SATA3.0 Port2 MULTI PHY MULTI PHY0 REFCLK REFCLK MULTI PHY0 REFCLKN In case of multiplexing, impedance control: Diff 90 Ohm ±10% MULTI PHY1 REFCLKP MULTI PHY1 REFCLKN PCIE30_AVDD_0V9_: PCIE30_AVDD_0V9_: פעה בחתע MULTI_PHY_AVDD_0V9_1 MULTI_PHY_AVDD_0V9_2 VCCA 1V8 PCIE30_AVDD_1V8 MULTI PHY AVDD 1V C1408 C1409 C1410 BGA636 19R00X19R00X1R20 C1411 C1412 100nF 4.7uF _4.7uF X5R BGA636 19R00X19R00X1R20 10V 6.3V C0402 C0201 C0402 Note: Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package **Rockchip Confidential**


RK3568_V(USB2.0 HOST)

Rockchip Electronics Co., Ltd 瑞芯微电子							
Project:	RK3568_	RK3568_AloT_REF_SCH					
File:	14.RK35	14.RK3568_USB/PCle/SATA PHY					
Date:	Thursday, Feb	Thursday, February 04, 2021 Rev: V1.0					
Designed by:	Zhangdz	Reviewed by:	Sheet:	15 of 69			




RK3568 P(MIPI CSI RX)





RK3568 M(VCCIO6 Domain)



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0			
CIF_D1	D1			
CIF_D2	D2			
CIF_D3	D3			
CIF_D4	D4	D0		
CIF_D5	D5	D1		
CIF_D6	D6	D2	D0	
CIF_D7	D7	D3	D1	
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7


Support B7601 YCbc: 422 Bbit input Support B765 YCbc: 422 Bbit input Support B765 YCbc: 422 Bbit input Support B76 YCbc: 422 Bbit input Support 2/4 0 YCbc: 422 Bbit input Support 2/4 0 YCbc: 422 Bbit input Support 2/4 0 YCbc: 422 Bbit input

BT1120 16bit Mode:
Default: D0-D7 <--> Y0-Y7 , D8-D15 <--> C0-C7
Swan ON: D0-D7 <--> C0-C7 , D8-D15 <--> Y0-Y7


GMAC	Direction	GEPHY	GMAC .	Direction	FEPHY
GMACx_TXD0	>	PHYx_TXD0	GMACx_TXD0	>	PHYx_TXD0
GMACx_TXD1	>	PHYx_TXD1	GMACx_TXD1	>	PHYx_TXD1
GMACx_TXD2	>	PHYx_TXD2			
GMACx_TXD3	>	PHYx_TXD3			
GMACx_TXEN	>	PHYx_TXEN	GMACx_TXEN	>	PHYx_TXEN
GMACx_TXCLK	>	PHYx_TXCLK			
GMACx_RXD0	<	PHYx_RXD0	GMACx_RXD0	<	PHYx_RXD0
GMACx_RXD1	<	PHYx_RXD1	GMACx_RXD1	<	PHYx_RXD1
GMACx_RXD2	<	PHYx_RXD2			
GMACx_RXD3	<	PHYx_RXD3			
GMACx_RXDV	<	PHYx_RXDV	GMACx_RXDV	<	PHYx_RXDV
GMACx_RXCLK	<	PHYx_RXCLK			
GMACx_RXER			GMACx_RXER	<	PHYx_RXER
GMACx_MDC	>	PHYx_MDC	GMACx_MDC	>	PHYx_MDC
GMACx_MDIO	<>	PHYx_MDIO	GMACx_MDIO	<>	PHYx_MDIO
ETHx_REFCLKO_25M	>	PHYx_XTALIN	T		
GMACx_MCLKINOUT	<	PHYx_CLKOUT125(Option)	GMACx_MCLKINOUT	>	PHYx_XTALIN/REFCLE
GPIO	>	PHYx_RSTn	GPIO	>	PHYx_RSTn
GPIO .	<	PHYx INT/PMEB	GPIO	<	PHYx INT/PMEB

ROCKChip 瑞芯微电子			Rockchip Electronics Co., Ltd			
Project:	RK3568_AloT_REF_SCH					
File:	16.RK35	16.RK3568_VI Interface				
Date:	Thursday, February 04, 2021 Rev: V1.				V1.0	
Designed by:	Zhengdz	Reviewed by:	Sheet:	17 of 69		


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)



RK3568_T(eDP TX)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential

RK3568_Q(HDMI2.0 TX)




17.RK3568 VO Interface 1


Zhanodz Reviewed by: Default


Rev: V1.0 Sheet:


18 of 69


Thursday, February 04, 2021













RTC IC --Option

Note

The power off hold time scheme is required, It is recommended to use external RTC IC But, it will not support the timing poweron function





Rockchip Electronics Co., Ltd					
Project:	RK3568_	RK3568_AloT_REF_SCH			
File:	22.Power_Ext Discrete/RTC IC				
Date:	Thursday, February 04, 2021 Rev: V1.0				V1.0
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	23 of 69

Rockchip Confidential

VCC3V3_SYS

LCD0_PWREN_H_GPIO0_C7

C2211 10uF

X5R 10V C0603

R2208 1


10K 5


*FLASH_VOL_SEL Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL> Logic=H(Default)

Note:

According to the actual choice of mounted Cannot be mounted at the same time





Note:

FLASH VOL SEL state decided

to VCCIO2 domain IO driven by default

Logic=L: 3.3V IO driven

Logic=H: 1.8V IO driven

Rockc	hip	Confi	iden	itial

Ro	ckch i 瑞芯微电		ckchip E	lectronic	s Co., Ltd		
Project: RK3568_AloT_REF_SCH							
File:	23.Powe	23.Power_Flash Power Manage					
Date:	Thursday, Fe	ebruary 04, 2021	Rev:	V1.0			
Designed by:	Zhanodz	Reviewed by:	Default	Sheet:	24 of 69		

