

# Schematics For RK3568 NVR

## RK\_NVR\_DEMO\_RK3568\_DDR4P216SD4\_V12

### Main Functions Introduction

- 1) PMIC: DiscretePower
- 2) RAM: DDR4 2x16Bit
- 3) ROM: eMMC5.1+SPI Falsh
- 4) Support: 1 x USB3.0 OTG + 3 x USB2.0 HOST
- 5) Support: 6 x SATA3.0 Connector (7pin)
- 6) Support: 2 x 1Lanes Mini PCIe Connector
- 7) Support: 1 x HDMI2.0 TX
- 8) Support: 1 x HDMI1.4 TX
- 9) Support: 1 x VGA TX
- 10) Support: 1 x 4Lanes MIPI DSI or LVDS with Touch Connector
- 11) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 12) Support: 1 x IR Receiver
- 13) Support: 1 x Line Out, 1 x Line In,
- 14) Support: 1 x Buzzer
- 15) Support: 1 x Power LED,1 x Ethernet LED,1 x HDD LED
- 16) Support: 1 x Recovery Key
- 17) Support: 1 x RS232
- 18) Support: 1 x RS485
- 19) Support: 1 x UART
- 20) Support: Debug UART

# Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence/IO Domain Map
Page 7	10.RK3568_Power/GND
Page 8	11.RK3568_DDR PHY
Page 9	12.RK3568_OSC/PLL/PMUIO
Page 10	13.RK3568_Flash/SD Controller
Page 11	14.RK3568_USB/PCIe/SATA PHY
Page 12	15.RK3568_SARADC/GPIO
Page 13	16.RK3568_VI Interface
Page 14	17.RK3568_VO Interface_1
Page 15	18.RK3568_VO Interface_2
Page 16	19.RK3568_Audio Interface
Page 17	20.Power_DC IN
Page 18	21.Power_PMIC
Page 19	22.Power_other
Page 20	23.Power_Flash Power Manage
Page 21	25.USB2/USB3 Port
Page 22	33.DRAM-DDR4_2x16bit_96P
Page 23	40.Flash-eMMC Flash
Page 24	43.Flash-SPI FLASH
Page 25	50.VO-HDMI2.0 TX
Page 26	51.VO-HDMI1.4 TX(RGB To HDMI)
Page 27	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0
Page 28	59.VO-VGA Output(RTD2166)
Page 29	67.Ethernet-GEPHY_RGMII0
Page 30	68.Ethernet-GEPHY_RGMII1
Page 31	70.Audio Port
Page 32	83.SATA-SATA3.0 Slot_7P
Page 33	85.PCIe-Mini_PCIe
Page 34	90.IR Receiver/LED/RESET/PWRKEY
Page 35	91.Debug UART
Page 36	95.UART/RS485/RS232
Page 37	99.Mark/Hole/Heatsink
Page 38	
Page 39	
Page 40	
Page 41	
Page 42	
Page 43	
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	
Page 53	

## Generate Bill of Materials

### Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

### Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

## Notes

### NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

### NOTE 2:

Please use our recommended components to avoid too many changes.

For more informations about the second source,please refer to our AVL.




Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4			
File:	01.Index and Notes			
Date:	Sunday, December 13, 2020	Rev:	V1.2	
Designed by:	Zhangtz	Reviewed by:	Default	Sheet: 2 of 37

Revision History


Version	Date	By	Change Dscription	Approved
V1.0	2020-11-04	Zhangdz	1:Revision preliminary version	
V1.1	2020-12-07	Zhangdz	1:Change ED6701,ED6702,ED6703,ED6704,ED6801,ED6802,ED6803,ED6804 to UDD32C03L01 2:VDD_LOGIC change to independent buck power supply 3:VDD_GPU and VDD_NPU change to the same buck power supply 4:Change C2150 to VDD_GPU/NPU power net 5:Add C1007	
V1.2	2020-12-17	Zhangdz	1:Optimize PCB layout 1) Change C1003 to 4.7uF,Add C1021(4.7uF) 2) Change C1009 to 4.7uF,Add C1023(4.7uF) 3) Change C1018 to 4.7uF,Add C1022(4.7uF) 4) Change C1104 to 4.7uF,Add C1105(4.7uF) 2:Add power on sequence 3:Remove R1613 and R1618,Pin W14,Y14 connection to VSS 4:Remove R1701 and R1703,Pin W15,Y15 connection to VSS 5:Change R2123 to 100K,Change R2125 to 10K, 6:VDD_LOGIC Voltage range : 0.81-1.0V Change R2111 to 51K 1%,Change R2115 to 300K 1%, Change R2114 to 18K 1%,Change R2110 to 18K 1%, 7:VDD_GPU/NPU Voltage range :0.81-1.1V Change R2113 to 51K 1%,Change R2117 to 150K 1%, Change R2112 to 10K 1% 8:PCIE_PWREN_H_GPIO0_D4 Connect to SOC	

RK3568 NVR DEMO Block Diagram




Rockchip Confidential

Power Diagram



# Power Sequence




Power Supply	Channel	Supply Limit	Power Name	Time Slot	Default Voltage
VCC12V_DCIN	BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V
VCC12V_DCIN	BUCK	3.0A	VCC5V0_SYS	Slot:0	5.2V
VCC3V3_SYS			VCC3V3_PMUIO	Slot:0	3.3V
VCC3V3_SYS	LDO	0.3A	VDDA_0V9	Slot:1	0.9V
VCC3V3_SYS	BUCK	1.5A	VDD_LOGIC	Slot:1	0.9V
VCC3V3_SYS	BUCK	3.0A	VDD_GPU/NPU	Slot:1	0.9V
VCC3V3_SYS	BUCK	5.0A	VDD_CPU	Slot:1	0.9V
VCC3V3_SYS	LDO	0.3A	VCC2V5_DDR	Slot:1	2.5V
VCC3V3_SYS	LDO	0.5A	VCC_1V8	Slot:2	1.8V
VCC3V3_SYS	LDO	0.5A	VCCA_1V8	Slot:2	1.8V
VCC3V3_SYS	BUCK	1.5A	VCC_DDR	Slot:2	1.2V DDR4
VCC3V3_SYS	MOS	2A	VCC_3V3	Slot:3	3.3V
VCC3V3_PMUIO	RESETn				

## IO Power Domain Map


Updates must be Revision accordingly!

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC_3V3	VCC_3V3	3.3V	
PMUIO2	Pin W19	✓	✓	VCC_3V3	VCC_3V3	3.3V	
VCCIO1	Pin H17	✓	✓	VCC_3V3	VCC_3V3	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCC_3V3	VCC_3V3	3.3V	
VCCIO4	Pin J21	✓	✓	VCC_1V8	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCC_3V3	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCC_1V8	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCC_3V3	VCC_3V3	3.3V	



# RK3568\_ABCDE (Power&Gnd)




Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4		
File:	10.RK3568_Power/GND		
Date:	Sunday, December 13, 2020		Rev: V1.2
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 7 of 37

U1000F




For LPDDR4/LPDDR4x mode,  
a 120 ohm +/-1% tolerance external  
resistor must be connected between  
the DDR RZQ pin and DDRPHY VDDQ pin



**Note:**  
Caps should be placed under  
the U1000 package




# RK3568\_G (OSC/PLL/PMUIO1/2)




## Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


**Rockchip Confidential**

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4		
File:	12.RK3568_OSC/PLL/PMUIO		
Date:	Thursday, December 17, 2020		Rev: V1.2
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	9		of 37

RK3568\_I (VCCIO2 Domain)




RK3568\_J (VCCIO3 Domain)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package


# RK3568\_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)



# RK3568\_V (USB2.0 HOST)



# RK3568\_W (PCIE3.0 x2)



**VCCIO4 Domain**  
Operating Voltage=1.8V/3.3V

SDMNC1 D0	/ GMAC0 RXD2	/ UART6 RX M0	/ GPIO2 A3 u	E27	<< GMAC0_RXD2
SDMNC1 D1	/ GMAC0 RXD3	/ UART6 RX M1	/ GPIO2 A4 u	E28	<< GMAC0_RXD3
SDMNC1 D2	/ GMAC0 RXD4	/ UART6 RX M2	/ GPIO2 A5 u	E28	<< GMAC0_RXD4
SDMNC1 D3	/ GMAC0 TXD0	/ UART7 TX M0	/ GPIO2 A6 u	E27	<< GMAC0_TXD0
SDMNC1 CMD	/ GMAC0 TXD3	/ UART9 RX M0	/ GPIO2 A7 u	C28	<< GMAC0_TXD3
SDMNC1 CLK	/ GMAC0 TXCLK	/ UART9 TX M0	/ GPIO2 B0 d	D27	<< GMAC0_TXCLK
SDMNC1 PWREN	/ I2C4 SDA M1	/ UART8 RTSn M0	/ CAN2 RX M1	D26	<< X
SDMNC1 DEF	/ I2C4 SCL M1	/ UART8 CTSn M0	/ CAN2 TX M1	E25	<< X
GMAC0 TXD0	/ UART1 RX M0	/ GPIO2 B3 u	/ GPIO2 B3 u	F28	<< GMAC0_TXD0
GMAC0 TXD1	/ UART1 RX M1	/ GPIO2 B4 u	/ GPIO2 B4 u	G27	<< GMAC0_TXD1
GMAC0 TXEN	/ UART1 RTSn M0	/ SPI1 CLK M0	/ GPIO2 B5 u	G28	<< GMAC0_TXEN
GMAC0 RXD0	/ UART1 CTSn M0	/ SPI1 MISO M0	/ GPIO2 B6 u	E27	<< GMAC0_RXD0
I2S2 SCLK RX M0	/ GMAC0 RXD1	/ UART6 RTSn M0	/ SPI1 MOSI M0	H25	<< GMAC0_RXD1
I2S2 SCLK TX M0	/ GMAC0 RXD0 CRS	/ UART6 CTSn M0	/ SPI1 CS0 M0	F24	<< GMAC0_RXD0 CRS
I2S2 MCLK M0	/ ETH0 REFCLK0 2XM	/ UART9 RTSn M0	/ SPI2 CLK M0	G23	<< ETH0_REFCLK0_2XM
I2S2 SCLK TX M0	/ GMAC0 MCLKINOUT	/ UART7 CTSn M0	/ SPI2 MISO M0	F25	<< GMAC0_MCLKINOUT
I2S2 SCLK RX M0	/ GMAC0 MISO	/ UART9 RTSn M0	/ SPI2 MOSI M0	H24	<< GMAC0_MISO
I2S2 SDO M0	/ GMAC0 MDIO	/ UART9 CTSn M0	/ SPI2 CS0 M0	H23	<< GMAC0_MDIO
I2S2 SDI M0	/ GMAC0 RXEN	/ UART8 RX M0	/ SPI2 CS1 M0	F26	<< X
CLK32K OUT1	/ UART8 RX M0	/ SPI1 CS1 M0	/ GPIO2 C6 d	E26	<< X

VCCIO4

VCC 1V8

J21

C1510 100nF

C1511 1uF

X5R 6.3V

X5R 6.3V

C0201

C0402

**VCCIO7 Domain**  
Operating Voltage=1.8V/3.3V

Pin	Function	Connection
PWM14 M1	/ SPI3 CLK M1	/ CAN1 RX M1
PWM15 IR M1	/ SPI3 MISO M1	/ CAN1 TX M1
BDP_HPDIN_M0	/ SPI3 CS0 M1	/ SATA0 ACT LED
BDP_LED_EN_H_GPIO4_C5	/ SPI3 CS1 M1	/ SATA0 ACT LED
Ethernet_LED_EN_H_GPIO4_C6	/ SPI3 CS2 M1	/ SATA0 ACT LED
HDIMITX_SCL	/ I2C5 SCL M1	/ I2C5 SCL M1
HDIMITX_SDA	/ I2C5 SDA M1	/ I2C5 SDA M1
HDIMITX_CEC_M0	/ SPI3 CS3 M1	/ SPI3 CS3 M1
VCCIO7		

External components and connections:

- AF8: R1502 1 2 OR 5% R0402
- AA17: PWM15 IR M1
- AB7: BDP\_HPDIN\_M0
- AD8: BDP\_LED\_EN\_H\_GPIO4\_C5
- AE8: Ethernet\_LED\_EN\_H\_GPIO4\_C6
- AG8: HDIMITX\_SCL
- AG7: HDIMITX\_SDA
- AH6: HDIMITX\_CEC\_M0
- AB9: SATAFPM\_RSTn\_GPIO4\_D2
- V12: VCC\_3V3
- C1517: 100nF
- C5R: 6.3V
- C0201: 100nF

The diagram shows the pin connections for the SARADC and OTP blocks. The SARADC block has pins for Recovery, VIN0 through VIN7, and AVDD\_1V8. The OTP block has pins for VCC18 and VCC18. The SARADC\_VIN0\_KEY/RECOVERY pin is highlighted with a red dashed box and a note: "Note: Must be mounted". The SARADC\_VIN0\_KEY/RECOVERY pin is connected to B27, C1500, 1, 2, 1nF, X5R, 50V, and C0402. The SARADC\_VIN0\_KEY/RECOVERY pin is also connected to VCCA\_1V8. The SARADC\_VIN0\_KEY/RECOVERY pin is also connected to R1500, 10K, 1%, and R0402. The SARADC\_VIN0\_KEY/RECOVERY pin is also connected to SARADC\_VIN0\_KEY/RECOVERY.

**SARADC**

Recovery/ SARADC\_VIN0 B27 C1500 1 2 1nF X5R 50V C0402

SARADC\_VIN1 C26

SARADC\_VIN2 D24

SARADC\_VIN3 E23

SARADC\_VIN4 G21

SARADC\_VIN5 F22

SARADC\_VIN6 G20

SARADC\_VIN7 F21

SARADC\_AVDD\_1V8 H22

**OTP**

OTP\_VCC18 H20

VCCA\_1V8

VCC\_1V8


**Note:**


Must be mounted

SARADC\_VIN0\_KEY/RECOVERY

R1500 10K 1% R0402

C1508 100nF X5R 6.3V C0201



		Rockchip Electronics Co., Ltd	
瑞芯微电子			
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4		
File:	15.RK3568_SARADC/GPIO		
Date:	Sun, December 13, 2020		Rev: V1.2
Designed by:	Zhangzhi	Reviewed by:	Default
Sheet:	12 of 37		

MIPI CSI RX

MIPI\_CSI\_RX\_D00 A010

MIPI\_CSI\_RX\_D01 A811

MIPI\_CSI\_RX\_D10 A011

MIPI\_CSI\_RX\_D11 A811

MIPI\_CSI\_RX\_D20 A811

MIPI\_CSI\_RX\_D21 A811

MIPI\_CSI\_RX\_D30 A203

MIPI\_CSI\_RX\_D31 A203

MIPI\_CSI\_RX\_CLK00 A203

MIPI\_CSI\_RX\_CLK01 A203

MIPI\_CSI\_RX\_CLK10 A810

MIPI\_CSI\_RX\_CLK11 A810

MIPI\_CSI\_RX\_AVDD\_OV1 V14

MIPI\_CSI\_RX\_AVDD\_V01 V14

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	+ Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1


```

VICI06
VCCIO6 Domain
Operating Voltage=1.8V/3.3V


CIF_D0 // EBC_B0000 // S00001 DO_M0 // 1201_NCLK_M0 // VOP_W0166 DO_M0 // SPI03_C6_0
CIF_D1 // EBC_B0000 // S00001 DO_M1 // 1201_NCLK_TV_M1 // VOP_W0166 DO_M1 // SPI03_C6_1
CIF_D2 // EBC_B0000 // S00001 DO_M2 // 1201_NCLK_M2 // VOP_W0166 DO_M2 // SPI03_C6_2
CIF_D3 // EBC_B0000 // S00001 DO_M3 // 1201_NCLK_TV_M3 // VOP_W0166 DO_M3 // SPI03_C6_3
CIF_D4 // EBC_B0000 // S00001 DO_M4 // 1201_NCLK_M4 // VOP_W0166 DO_M4 // SPI03_C6_4
CIF_D5 // EBC_B0000 // S00001 DO_M5 // 1201_NCLK_TV_M5 // VOP_W0166 DO_M5 // SPI03_C6_5
CIF_D6 // EBC_B0000 // S00001 DO_M6 // 1201_NCLK_M6 // VOP_W0166 DO_M6 // SPI03_C6_6
CIF_D7 // EBC_B0000 // S00001 DO_M7 // 1201_NCLK_TV_M7 // VOP_W0166 DO_M7 // SPI03_C6_7
CIF_D8 // EBC_B0000 // S00001 DO_M8 // 1201_NCLK_M8 // VOP_W0166 DO_M8 // SPI03_C6_8
CIF_D9 // EBC_B0000 // S00001 DO_M9 // 1201_NCLK_TV_M9 // VOP_W0166 DO_M9 // SPI03_C6_9
CIF_D10 // EBC_B0000 // S00001 DO_M10 // 1201_NCLK_M10 // VOP_W0166 DO_M10 // SPI03_C6_10
CIF_D11 // EBC_B0000 // S00001 DO_M11 // 1201_NCLK_TV_M11 // VOP_W0166 DO_M11 // SPI03_C6_11
CIF_D12 // EBC_B0000 // S00001 DO_M12 // 1201_NCLK_M12 // VOP_W0166 DO_M12 // SPI03_C6_12
CIF_D13 // EBC_B0000 // S00001 DO_M13 // 1201_NCLK_TV_M13 // VOP_W0166 DO_M13 // SPI03_C6_13
CIF_D14 // EBC_B0000 // S00001 DO_M14 // 1201_NCLK_M14 // VOP_W0166 DO_M14 // SPI03_C6_14
CIF_D15 // EBC_B0000 // S00001 DO_M15 // 1201_NCLK_TV_M15 // VOP_W0166 DO_M15 // SPI03_C6_15
CIF_D16 // EBC_B0000 // S00001 DO_M16 // 1201_NCLK_M16 // VOP_W0166 DO_M16 // SPI03_C6_16
CIF_D17 // EBC_B0000 // S00001 DO_M17 // 1201_NCLK_TV_M17 // VOP_W0166 DO_M17 // SPI03_C6_17
CIF_D18 // EBC_B0000 // S00001 DO_M18 // 1201_NCLK_M18 // VOP_W0166 DO_M18 // SPI03_C6_18
CIF_D19 // EBC_B0000 // S00001 DO_M19 // 1201_NCLK_TV_M19 // VOP_W0166 DO_M19 // SPI03_C6_19
CIF_D20 // EBC_B0000 // S00001 DO_M20 // 1201_NCLK_M20 // VOP_W0166 DO_M20 // SPI03_C6_20
CIF_D21 // EBC_B0000 // S00001 DO_M21 // 1201_NCLK_TV_M21 // VOP_W0166 DO_M21 // SPI03_C6_21
CIF_D22 // EBC_B0000 // S00001 DO_M22 // 1201_NCLK_M22 // VOP_W0166 DO_M22 // SPI03_C6_22
CIF_D23 // EBC_B0000 // S00001 DO_M23 // 1201_NCLK_TV_M23 // VOP_W0166 DO_M23 // SPI03_C6_23
CIF_D24 // EBC_B0000 // S00001 DO_M24 // 1201_NCLK_M24 // VOP_W0166 DO_M24 // SPI03_C6_24
CIF_D25 // EBC_B0000 // S00001 DO_M25 // 1201_NCLK_TV_M25 // VOP_W0166 DO_M25 // SPI03_C6_25
CIF_D26 // EBC_B0000 // S00001 DO_M26 // 1201_NCLK_M26 // VOP_W0166 DO_M26 // SPI03_C6_26
CIF_D27 // EBC_B0000 // S00001 DO_M27 // 1201_NCLK_TV_M27 // VOP_W0166 DO_M27 // SPI03_C6_27
CIF_D28 // EBC_B0000 // S00001 DO_M28 // 1201_NCLK_M28 // VOP_W0166 DO_M28 // SPI03_C6_28
CIF_D29 // EBC_B0000 // S00001 DO_M29 // 1201_NCLK_TV_M29 // VOP_W0166 DO_M29 // SPI03_C6_29
CIF_D30 // EBC_B0000 // S00001 DO_M30 // 1201_NCLK_M30 // VOP_W0166 DO_M30 // SPI03_C6_30
CIF_D31 // EBC_B0000 // S00001 DO_M31 // 1201_NCLK_TV_M31 // VOP_W0166 DO_M31 // SPI03_C6_31
CIF_D32 // EBC_B0000 // S00001 DO_M32 // 1201_NCLK_M32 // VOP_W0166 DO_M32 // SPI03_C6_32
CIF_D33 // EBC_B0000 // S00001 DO_M33 // 1201_NCLK_TV_M33 // VOP_W0166 DO_M33 // SPI03_C6_33
CIF_D34 // EBC_B0000 // S00001 DO_M34 // 1201_NCLK_M34 // VOP_W0166 DO_M34 // SPI03_C6_34
CIF_D35 // EBC_B0000 // S00001 DO_M35 // 1201_NCLK_TV_M35 // VOP_W0166 DO_M35 // SPI03_C6_35
CIF_D36 // EBC_B0000 // S00001 DO_M36 // 1201_NCLK_M36 // VOP_W0166 DO_M36 // SPI03_C6_36
CIF_D37 // EBC_B0000 // S00001 DO_M37 // 1201_NCLK_TV_M37 // VOP_W0166 DO_M37 // SPI03_C6_37
CIF_D38 // EBC_B0000 // S00001 DO_M38 // 1201_NCLK_M38 // VOP_W0166 DO_M38 // SPI03_C6_38
CIF_D39 // EBC_B0000 // S00001 DO_M39 // 1201_NCLK_TV_M39 // VOP_W0166 DO_M39 // SPI03_C6_39
CIF_D40 // EBC_B0000 // S00001 DO_M40 // 1201_NCLK_M40 // VOP_W0166 DO_M40 // SPI03_C6_40
CIF_D41 // EBC_B0000 // S00001 DO_M41 // 1201_NCLK_TV_M41 // VOP_W0166 DO_M41 // SPI03_C6_41
CIF_D42 // EBC_B0000 // S00001 DO_M42 // 1201_NCLK_M42 // VOP_W0166 DO_M42 // SPI03_C6_42
CIF_D43 // EBC_B0000 // S00001 DO_M43 // 1201_NCLK_TV_M43 // VOP_W0166 DO_M43 // SPI03_C6_43
CIF_D44 // EBC_B0000 // S00001 DO_M44 // 1201_NCLK_M44 // VOP_W0166 DO_M44 // SPI03_C6_44
CIF_D45 // EBC_B0000 // S00001 DO_M45 // 1201_NCLK_TV_M45 // VOP_W0166 DO_M45 // SPI03_C6_45
CIF_D46 // EBC_B0000 // S00001 DO_M46 // 1201_NCLK_M46 // VOP_W0166 DO_M46 // SPI03_C6_46
CIF_D47 // EBC_B0000 // S00001 DO_M47 // 1201_NCLK_TV_M47 // VOP_W0166 DO_M47 // SPI03_C6_47
CIF_D48 // EBC_B0000 // S00001 DO_M48 // 1201_NCLK_M48 // VOP_W0166 DO_M48 // SPI03_C6_48
CIF_D49 // EBC_B0000 // S00001 DO_M49 // 1201_NCLK_TV_M49 // VOP_W0166 DO_M49 // SPI03_C6_49
CIF_D50 // EBC_B0000 // S00001 DO_M50 // 1201_NCLK_M50 // VOP_W0166 DO_M50 // SPI03_C6_50
CIF_D51 // EBC_B0000 // S00001 DO_M51 // 1201_NCLK_TV_M51 // VOP_W0166 DO_M51 // SPI03_C6_51
CIF_D52 // EBC_B0000 // S00001 DO_M52 // 1201_NCLK_M52 // VOP_W0166 DO_M52 // SPI03_C6_52
CIF_D53 // EBC_B0000 // S00001 DO_M53 // 1201_NCLK_TV_M53 // VOP_W0166 DO_M53 // SPI03_C6_53
CIF_D54 // EBC_B0000 // S00001 DO_M54 // 1201_NCLK_M54 // VOP_W0166 DO_M54 // SPI03_C6_54
CIF_D55 // EBC_B0000 // S00001 DO_M55 // 1201_NCLK_TV_M55 // VOP_W0166 DO_M55 // SPI03_C6_55
CIF_D56 // EBC_B0000 // S00001 DO_M56 // 1201_NCLK_M56 // VOP_W0166 DO_M56 // SPI03_C6_56
CIF_D57 // EBC_B0000 // S00001 DO_M57 // 1201_NCLK_TV_M57 // VOP_W0166 DO_M57 // SPI03_C6_57
CIF_D58 // EBC_B0000 // S00001 DO_M58 // 1201_NCLK_M58 // VOP_W0166 DO_M58 // SPI03_C6_58
CIF_D59 // EBC_B0000 // S00001 DO_M59 // 1201_NCLK_TV_M59 // VOP_W0166 DO_M59 // SPI03_C6_59
CIF_D60 // EBC_B0000 // S00001 DO_M60 // 1201_NCLK_M60 // VOP_W0166 DO_M60 // SPI03_C6_60
CIF_D61 // EBC_B0000 // S00001 DO_M61 // 1201_NCLK_TV_M61 // VOP_W0166 DO_M61 // SPI03_C6_61
CIF_D62 // EBC_B0000 // S00001 DO_M62 // 1201_NCLK_M62 // VOP_W0166 DO_M62 // SPI03_C6_62
CIF_D63 // EBC_B0000 // S00001 DO_M63 // 1201_NCLK_TV_M63 // VOP_W0166 DO_M63 // SPI03_C6_63
CIF_D64 // EBC_B0000 // S00001 DO_M64 // 1201_NCLK_M64 // VOP_W0166 DO_M64 // SPI03_C6_64
CIF_D65 // EBC_B0000 // S00001 DO_M65 // 1201_NCLK_TV_M65 // VOP_W0166 DO_M65 // SPI03_C6_65
CIF_D66 // EBC_B0000 // S00001 DO_M66 // 1201_NCLK_M66 // VOP_W0166 DO_M66 // SPI03_C6_66
CIF_D67 // EBC_B0000 // S00001 DO_M67 // 1201_NCLK_TV_M67 // VOP_W0166 DO_M67 // SPI03_C6_67
CIF_D68 // EBC_B0000 // S00001 DO_M68 // 1201_NCLK_M68 // VOP_W0166 DO_M68 // SPI03_C6_68
CIF_D69 // EBC_B0000 // S00001 DO_M69 // 1201_NCLK_TV_M69 // VOP_W0166 DO_M69 // SPI03_C6_69
CIF_D70 // EBC_B0000 // S00001 DO_M70 // 1201_NCLK_M70 // VOP_W0166 DO_M70 // SPI03_C6_70
CIF_D71 // EBC_B0000 // S00001 DO_M71 // 1201_NCLK_TV_M71 // VOP_W0166 DO_M71 // SPI03_C6_71
CIF_D72 // EBC_B0000 // S00001 DO_M72 // 1201_NCLK_M72 // VOP_W0166 DO_M72 // SPI03_C
```

<b>Mode</b>	<b>16bit</b>	<b>12bit</b>	<b>10bit</b>	<b>8bit</b>
<i>CIF_D0</i>	<i>D0</i>	--	--	--
<i>CIF_D1</i>	<i>D1</i>	--	--	--
<i>CIF_D2</i>	<i>D2</i>	--	--	--
<i>CIF_D3</i>	<i>D3</i>	--	--	--
<i>CIF_D4</i>	<i>D4</i>	<i>D0</i>	--	--
<i>CIF_D5</i>	<i>D5</i>	<i>D1</i>	--	--
<i>CIF_D6</i>	<i>D6</i>	<i>D2</i>	<i>D0</i>	--
<i>CIF_D7</i>	<i>D7</i>	<i>D3</i>	<i>D1</i>	--
<i>CIF_D8</i>	<i>D8</i>	<i>D4</i>	<i>D2</i>	<i>D0</i>
<i>CIF_D9</i>	<i>D9</i>	<i>D5</i>	<i>D3</i>	<i>D1</i>
<i>CIF_D10</i>	<i>D10</i>	<i>D6</i>	<i>D4</i>	<i>D2</i>
<i>CIF_D11</i>	<i>D11</i>	<i>D7</i>	<i>D5</i>	<i>D3</i>
<i>CIF_D12</i>	<i>D12</i>	<i>D8</i>	<i>D6</i>	<i>D4</i>
<i>CIF_D13</i>	<i>D13</i>	<i>D9</i>	<i>D7</i>	<i>D5</i>
<i>CIF_D14</i>	<i>D14</i>	<i>D10</i>	<i>D8</i>	<i>D6</i>
<i>CIF_D15</i>	<i>D15</i>	<i>D11</i>	<i>D9</i>	<i>D7</i>


**Note:**  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

 <b>Rockchip</b> 瑞芯微电子		Rockchip Electronics Co., Ltd	
<b>Project:</b>	<b>RK_NVR_DEMO_RK3568_DDR4P216SD4</b>		
<b>File:</b>	<b>16.RK3568_VI Interface</b>		
<b>Date:</b>	Sunday, December 13, 2020		<b>Rev:</b> V1.2
<b>Designed by:</b>	Zhangzt	<b>Reviewed by:</b> Default	<b>Sheet:</b> 13 of 37


# RK3568\_R(MIPI\_DSI\_TX0/LVDS\_TX0)



# RK3568\_S(MIPI\_DSI\_TX1)



# RK3568\_T(eDP\_TX)





**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**

# RK3568\_Q(HDMI2.0\_TX)


HDMI TMDs trace  
100 Ohm ±10%




 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4		
File:	17.RK3568_VO Interface_1		
Date:	Sunday, December 13, 2020		Rev: V1.2
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	14 of 37		

# RK3568\_L (VCCIO5 Domain)

U1000L




RK3568  
BGA636\_19R00X19R00X1R20




## Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential


		Rockchip Electronics Co., Ltd	
瑞芯微电子			
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4		
File:	18.RK3568_VO Interface_2		
Date:	Sunday, December 13, 2020		Rev: V1.2
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 15 of 37

# RK3568\_H(VCCIO1 Domain)



RK3568  
BGA636\_19R00X19R00X1R20


Device:RK616,ES8311



Rockchip Confidential

Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4		
File:	19.RK3568_Audio Interface		
Date:	Sunday, December 13, 2020		Rev: V1.2
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 16 of 37











Address:Read A3H,Write A2H

## RTC IC

## Back-up Power





**Rockchip Confidential**

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4		
File:	22.Power_other		
Date:	Sunday, December 13, 2020		Rev: V1.2
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	19 of 37


FLASH\_VOL\_SEL

# Flash Power Manage


	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)




Note:  
FLASH\_VOL\_SEL state decided  
to VCCIO2\_domain IO driven by default  
Logic=L: 3.3V IO driven  
Logic=H: 1.8V IO driven




## USB2.0 HOST1




## USB2.0 HOST3




# DDR4P216SD4





KLMBG2JETD-B041

SDINBDA6-32G-XI1



EMMC B153 2L  
BGA153\_13RX11R5X0R9\_2L


**Rockchip**  
瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4		
File:	40.Flash-eMMC Flash		
Date:	Sunday, December 13, 2020	Rev:	V1.2
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	23 of 37		

**Rockchip Confidential**

eMMC\_RSTn/FSPI\_D2  
FSPI\_CLK  
FSPI\_D0  
FSPI\_D1  
FSPI\_CS0n  
FSPI\_D3









SPI Nor: W25Q256JWEIQ 1.8V  
W25Q256FV, GD25Q256D 3.3V





>>HDMI\_TX2P\_PORT  
 >>HDMI\_TX2N\_PORT  
 >>HDMI\_TX1P\_PORT  
 >>HDMI\_TX1N\_PORT  
 >>HDMI\_TX0P\_PORT  
 >>HDMI\_TX0N\_PORT  
 >>HDMI\_TXCLKP\_PORT  
 >>HDMI\_TXCLKN\_PORT  
 <<HDMI\_TX\_SCL  
 <<HDMI\_TX\_SDA  
 <<HDMI\_TX\_CEC\_M0  
 <<HDMI\_TX\_HPDIN






 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4		
File:	50.VO-HDMI2.0 TX		
Date:	Sunday, December 13, 2020		Rev: V1.2
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	25 of 37





```

Pin1 : GND
Pin2 : D0N
Pin3 : DON
Pin4 : GND
Pin5 : DIN
Pin6 : D1P
Pin7 : GND
Pin8 : CLKN/AUXN
Pin9 : CLKP/AUXP
Pin10 : GND
Pin11 : D2N
Pin12 : D2P
Pin13 : GND
Pin14 : D3N
Pin15 : D3P
Pin16 : GND
Pin17 : LCD_PWM_BL
Pin18 : LCD_TE
Pin19 : VCC3V3_LCD
Pin20 : LCD_RST
Pin21 : LCD_ID
Pin22 : LCD_FWREN
Pin23 : TP_I2C_SCL
Pin24 : TP_I2C_SDA
Pin25 : TP_INT
Pin26 : TP_RST
Pin27 : GND
Pin28 : 5V0
Pin29 : 5V0
Pin30 : 5V0


```











 <div style="display: inline-block; vertical-align: middle;"> <p>Rockchip Electronics Co., Ltd</p> <p>瑞芯微电子</p> </div>	
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4
File:	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0
Date:	Sunday, December 13, 2020
Rev:	V1.2
Designed by:	Zhangdz
Reviewed by:	Default
Sheet:	27 of 37




Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4		
File:	59.VO-VGA Output(RTD2166)		
Date:	Sunday, December 13, 2020	Rev:	V1.2
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	28 of 37











## SATA3.0 Port1

NOTES:The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.




## SATA PM Port1

NOTES:The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.




## SATA PM Port2

NOTES:The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.




## SATA PM Port0

NOTES:The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.






## SATA PM Port3

NOTES:The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.








## SATA PM Port4

NOTES:The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.











UART2\_RX\_M0\_DEBUG  
UART2\_TX\_M0\_DEBUG

## Debug UART2


### Option0





Option1: For Demo board handy debug

UART5\_RX\_M0  
UART5\_TX\_M0  
UART6\_TX\_M1  
UART6\_RX\_M1  
UART4\_TX\_M0  
UART4\_RX\_M0

# UART7\_M1



Pin1:DCD,<---,Data Carrier Detect  
Pin2:RXD,<---,Receive Data  
Pin3:TXD,<---,Transmit Data  
Pin4:DTR,<---,Data Terminal Ready  
Pin5:COM  
Pin6:DSR,<---,Data Set Ready  
Pin7:RTS,<---,Request to Send  
Pin8:CTS,<---,Clear to Send  
Pin9:RI ,<---,Ring Indicator



J9900  
Radiator\_38x38  
Radiator\_38RX38RX10R


TOP Mark



BOTTOM Mark



Rockchip Confidential



瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO_RK3568_DDR4P216SD4				
File:	99.Mark/Hole/Heatsink				
Date:	Sunday, December 13, 2020			Rev:	V1.2
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	37 of 37