
#### CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES







### Outline: ATPG for stuck at faults

- Deterministic, Fault-Oriented ATG
  - D-Algorithm
  - PODEM
  - FAN
- Random ATG
  - Weighted random
  - RAPS
- Test Compaction

## **D-Algorithm**

 Roth (1966) proposed a D-algebra and a deterministic ATG algorithm.


D: good value 1 / faulty value 0


◆ D̄: good value 0 / faulty value 1

#### 5-valued algebra:

$V_G/V_F$	
0/0	0
1/1	1
1/0	<u>D</u>
0/1	D
-/X,X/-	X

## D-Algorithm: 5-Valued Operations






Α	В	С
0	-	0
_	0	0
1	1	1
1	X	Χ
X	1	Χ
D	1	D
1	<u>D</u>	<u>D</u>
<u>1</u>	$\overline{D}$	D
D	1	D
D	X	Χ
D	D	D

AND	0	1	D	D	X
0	0	0	0	<u>0</u>	0
1	0	1	D	D	Χ
<u>D</u>	0	<u>D</u>	D	<u>0</u>	X
D	0	D	0	D	Χ
Χ	0	Χ	Χ	Χ	Χ

### **Fanout-Free Circuit**



no conflicts with implications or justifications

Test for m s-a-1 in a fanout-free circuit


Lines=NETS=SIGNALS

- begin
  - ▲ set all lines to X;
  - ▲ Justify (m, 0); // activate the fault
  - ▲ Propagate (m, D);
- end


# **Justify**

Justify d=0	Justify d=1
a b $d=0$ select one i of $\{a,b,c\}$ & justify i=0	a
a	a b select one i of $\{a,b,c\}$ & justify i=1
a — justify (a=1)	a — justify (a=0)
a b justify (a=1) justify (b=1) justify (c=1)	a b d=1 select one i of $\{a,b,c\}$ & justify i=0
a b select one i of $\{a,b,c\}$ & justify i=1	a b justify (a=0) justify (b=0) justify (c=0)

#### Propagate D on line a




### **Test Generation**



```
Set g=1
justify (g=1)
justify (a=1), justify (f=1)
justify (d=0), --> justify (c=0)
propagate (g, D)
justify (h, 0)
--> select one, justify (e=0) --> justify (c=0)
```

### **Test Generation**

- What if we make "wrong" selection (decision)?
- What if justify (a=1) fails?
- What if propagate fails?




```
Set g=0
justify (g=0)
select f --> justify (f=0)
justify (d=1)
justify (<u>c</u>=1)
propagate (g, D)
justify (h, 0)
select e
justify (e=0)
justify (c=0)
```


## Backtracking

- Conflicts can occur in circuits with fanout and reconvergence.
  - If a decision causes inconsistency, then we need to backtrack.
  - A <u>backtracking strategy</u> is simply a systematic exploration of all decisions (choices).
  - ◆ Conflict/inconsistency/contradiction
    - ▲ An already-assigned value is different from the value implied by the last decision.
  - Bounding conditions
    - There is no D left in the circuit.
    - ▲ The fault is not excited.
    - Lookahead indicates that a D cannot propagate.

## Choice in D-Propagation



### Choice in Line Justification



## General Test Generation Algorithm

- Procedure Imply\_and\_check() implies and checks for inconsistency.
- Procedure Solve() is a generic branch-andbound procedure.
  - AND-OR search strategy.

set of problems that must be solved

