



Introduction

Hsi-Pin Ma

<http://lms.nthu.edu.tw/course/21094>

Department of Electrical Engineering
National Tsing Hua University

Outline


- Introduction
- Sample Design
- Structural Modeling
- RTL Modeling
- Logic Modeling and Simulation Using Xilinx ISE
- A Simple Example

Introduction

Hardware Description Language

- A high-level programming language offering special constructs to model microelectronic circuits
 - Describe the operation of a circuit at various level of abstraction
 - Behavior
 - Function
 - Structure
 - Describe the timing of a circuit
 - Express the concurrency of circuit operation

Levels of Abstraction (1/2)




Levels of Abstraction (2/2)

- Behavioral Level (Architectural / Algorithmic Level)
 - Describes a system by the flow of data between its functional blocks
 - Defines signal values when they change
- Register Transfer Level (Dataflow Level)
 - Describe a system by the flow of data and control signals between and within its functional blocks
 - Defines signal values with respect to a clock
 - RTL (Register Transfer Level) is frequently used for the Verilog description with the combination of behavioral and dataflow constructs which is acceptable to logic synthesis tools.
- Gate Level (Structural)
 - A model that describes the gates and the interconnections between them
- Transistor / Switch / Physical Level
 - A model that describes the transistors and the interconnections between them

Behavior Level Abstraction

- Describe the design without implying any specific internal architecture
 - Use high level constructs (@, case, if, repeat, wait, while)
 - Usually use behavioral construct in testbench
 - Synthesis tools accept only a limited subset of these
 - Case 1: assign $Z = (S) ? A : B;$

```
module SMUX(out, a, b, sel);  
  
output out;  
input a,b,sel;  
wire out;  
  
assign out = (sel) ? a : b ;  
  
endmodule
```



Behavior Level Abstraction

- Case 2:

always @(input1 or input2 or ...)

begin

out1 =


end

```

module SMUX(out, a, b, sel);

output out;
input a,b,sel;
reg out;


always @(a or b or sel)
  if (sel)
    out=a;
  else
    out=b;
endmodule
  
```




Gate Level Abstraction

- Synthesis tools produce a purely structural design description
 - You must derive and draw the circuit schematics first before writing Verilog codes

```
module SMUX(out, a, b, sel);  
  
    output out;  
    input a,b,sel;  
    wire sel_n,t1,t2;  
  
    not U0(sel_n,sel);  
    and U1(t1,a,sel);  
    and U2(t2,b,sel_n);  
    or U3(out,t1,t2);  
  
endmodule
```




VLSI Design Flow



Event Simulation of a Verilog Model

- **Compilation**
 - Compilation and elaboration
- **Initialization**
 - Initialize module parameters
 - Set other storage element to unknown (X) state
 - Unknown or un-initialized
 - Set undriven nets to the high-impedance (Z) state
 - Tri-state or floating
- **Simulation**


Verilog Simulation



Sample Design

Scenario

Device under Test (DUT)



Verilog Module

```
module module_name(port_names);
```

- Port declaration
- Data type declaration
- Task & function declaration
- Module functionality or structure
- Timing Specification

```
endmodule
```

```
module SMUX(out, a, b, sel);
```

```
output out;  
input a,b,sel;
```

```
wire sel_n,t1,t2;
```

```
not U0(sel_n,sel);  
and U1(t1,a,sel);  
and U2(t2,b,sel_n);  
or U3(out,t1,t2);
```

```
endmodule
```

Testbench (1 / 4)

```
module testfixture;
```

- Declare signals
- Instantiate modules
- Applying stimulus
- Monitor signals

```
endmodule
```

Compare this to a breadboard experiment!

Testbench (2 / 4)

- Declare signals

- Test pattern must be stored in storage elements first and then apply to DUT (Device under Test)
 - Use “reg” to declare the storage element



- Instantiate modules

- Both behavioral level or gate level model can be used.

Testbench (3 / 4)

• Describing Stimulus

- The testbench always be described behaviorally.
- Procedural blocks are bases of behavioral modeling.
- The simulator starts executing all procedure blocks at time 0 and executes them concurrently.
- Two types of procedural blocks
 - initial
 - always



Testbench (4/4)

```
module test_SMUX;
```

```
reg A,B,SEL;
```

```
wire OUT;
```

```
SMUX U0(.out(OUT),.a(A),.b(B),.sel(SEL));
```

```
initial
```

```
begin
```

```
    A=0;B=0;SEL=0;
```

```
    #10 A=0;B=1;SEL=1;
```

```
    #10 A=1;B=0;
```

```
    #10 SEL=0;
```

```
    .....
```

```
    #10 SEL=1;
```

```
end
```

```
endmodule
```

Declare signals

Make an instance

**Assign values to
storage elements**

**#10 to specify 10
time unit delay**

Structural Modeling

Verilog Primitives

- and : Logical AND
- or : Logical OR
- not : Inverter
- buf : Buffer
- xor : Logical exclusive OR
- nand : Logical AND inverted
- nor : Logical OR inverted
- xnor : Logical exclusive OR inverted

Structural Modeling

```
module SMUX(out, a, b, sel);
```

```
output out;
```

```
input a,b,sel;
```

```
wire sel_n,t1,t2;
```


```
not U0(sel_n,sel);
```

```
and U1(t1,a,sel);
```

```
and U2(t2,b,sel_n);
```

```
or U3(out,t1,t2);
```

```
endmodule
```



RTL Modeling

Operators (1 / 3)

Bitwise Operators		
OP	Usage	Description
\sim	$\sim m$	Invert each bit of m
$\&$	$m \& n$	AND each bit of m with each bit of n
$ $	$m n$	OR each bit of m with each bit of n
\wedge	$m \wedge n$	Exclusive OR each bit of m with n
$\sim \wedge$ or $\wedge \sim$	$m \sim \wedge n$ or $m \wedge \sim n$	Exclusive NOR each bit of m with n
Unary Reduction Operators		
OP	Usage	Description
$\&$	$\& m$	AND all bits in m together (1-bit result)
$\sim \&$	$\sim \& m$	NAND all bits in m together (1-bit result)
$ $	$ m$	OR all bits in m together (1-bit result)
$\sim $	$\sim m$	NOR all bits in m together (1-bit result)
\wedge	$\wedge m$	Exclusive OR all bits in m (1-bit result)
$\sim \wedge$ or $\wedge \sim$	$\sim \wedge m$ or $\wedge \sim m$	Exclusive NOR all bits in m (1-bit result)

Operators (2/3)

Arithmetic Operators		
OP	Usage	Description
+	$m + n$	Add n to m
-	$m - n$	Subtract n from m
-	$-m$	Negate m (2's complement)
*	$m * n$	Multiply m by n
/	m / n	Divide m by n
%	$m \% n$	Modulus of m / n

The divisor for divide operator may be restricted to constants and a power of 2
 Synthesis not supported

Logical Operators		
OP	Usage	Description
!	$!m$	Is m not true? (1-bit True/False result)
&&	$m \&\& n$	Are both m and n true? (1-bit True/False result)
	$m n$	Are either m or n true? (1-bit True/False result)

Equality Operators (compares logic values of 0 and 1)		
OP	Usage	Description
==	$m == n$	Is m equal to n? (1-bit True/False result)
!=	$m != n$	Is m not equal to n? (1-bit True/False result)

Identity Operators (compares logic values of 0, 1, x, and z)		
OP	Usage	Description
===	$m === n$	Is m identical to n? (1-bit True/False result)
!==	$m !== n$	Is m not identical to n? (1-bit True/False result)

Synthesis not supported
 Synthesis not supported

Operators (3/3)

Relational Operators		
OP	Usage	Description
<	$m < n$	Is m less than n? (1-bit True/False result)
>	$m > n$	Is m greater than n? (1-bit True/False result)
<=	$m \leq n$	Is m less than or equal to n? (True/False result)
>=	$m \geq n$	Is m greater than or equal to n? (True/False result)

Logical Shift Operators		
OP	Usage	Description
<<	$m \ll n$	Shift m left n-times
>>	$m \gg n$	Shift m right n-times

Misc Operators		
OP	Usage	Description
? :	$sel ? m : n$	If sel is true, select m: else select n
{ }	$\{m, n\}$	Concatenate m to n, creating larger vector
{ {} }	$\{n\{m\}\}$	Replicate m n-times


assign

- **assign** continuous construct
 - combinational logics

```
module SMUX (out,a,b,sel);
output out;
input a,b,sel;
```

```
    assign out = (a&sel) | (b&(~sel));
```

```
endmodule
```



This **out** has to be declared as “wire” or or “output” data type.
 This expression can not be inside **always @()**.

always

- always** statements


```

module SMUX (out,s,b,sel);
output out;
input a,b,sel;
reg out;

always @(a or b or sel)
  out = (a&sel) | (b&(~sel));

endmodule
  
```

Must have sensitivity list




This **out** has to be declared as “reg” data type.

Logic Modeling and Simulation Using Xilinx ISE

Design Flow



- General design flow
 - Design construction
 - Behavioral simulation
 - Design implementation
 - Timing simulation
- HDL-based design Flow




Important Notes

- **Draw schematic first** and then construct Verilog codes.
- Verilog RTL coding philosophy is not the same as C programming
 - Every Verilog RTL construct has its own logic mapping (for synthesis)
 - You should have the logics (draw schematic) first and then the RTL codes
 - You have to write **synthesizable** RTL codes

Open ISE



Open New Project (1/4)



Open New Project (2/4)

New Project Wizard

Project Settings
Specify device and project properties.


Select the device and design flow for the project

Property Name	Value
Product Category	All
Family	Spartan6
Device	KC6SLX16
Package	CSG324
Speed	-3
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>


[More Info](#) [< Back](#) [Next >](#) [Cancel](#)

注意: 1. Family 有另外一個Automotive Spartan6，別選到這個錯誤的
2. Simulator 使用ISim


Open New Project (3/4)




Open New Project (4/4)



New Source (1/6)



New Source (2/6)



The screenshot shows the ISE Project Navigator interface with the 'New Source Wizard' dialog box open. The wizard is at the 'Define Module' step, where the module name is 'muxs'. A table lists the ports for the module, with 'a', 'b', 'sel', and 'z' circled in red. The 'Direction' column shows 'input' for 'a', 'b', and 'sel', and 'output' for 'z'. The 'Next >' button is also circled in red. To the right, the Verilog code for the 'muxs' module is displayed, with the assignment 'assign z = sel ? a : b;' highlighted by a green arrow. The console at the bottom shows the successful compilation of the design.

ISE Project Navigator (M.81d) - D:\DATA\test\proj1\proj1.xise - [muxs.v*]

New Source Wizard

Define Module
Specify ports for module.

Module name: muxs

Port Name	Direction	Bus	MSB	LSB
a	input			
b	input			
sel	input			
z	output			
	input			
	input			
	input			
	input			
	input			
	input			
	input			
	input			

Buttons: More Info, < Back, Next >, Cancel

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date:      13:40:34 02/17/2012
7  // Design Name:
8  // Module Name:      muxs
9  // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21 module muxs(
22     input a,
23     input b,
24     input sel,
25     output z
26 );
27
28
29     assign z = sel ? a : b;
30
31
32 endmodule

```


Console:

```

INFO:HDLCompiler:1677 - Analyzing Verilog file \D:\DATA\test\proj1\muxs.v\" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.

```

New Source (3/6)



The screenshot shows the ISE Project Navigator (M.81d) with the 'New Source Wizard' dialog box open. The wizard is in the 'Define Module' step, where the module name is 'muxs'. A table lists 10 input ports, all with 'input' direction and no bus, MSB, or LSB specified. The 'Next >' button is highlighted with a red circle. A red arrow points from the 'New Source' icon in the Project Navigator toolbar to the wizard. Another red arrow points from the 'Next >' button to the Verilog code editor.

The Verilog code editor shows the following code:

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date:    13:31:00 02/17/2012
7  // Design Name:
8  // Module Name:    muxs
9  // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21 module muxs (
22     );
23
24
25
26
27
28
29
30
31
32 endmodule
  
```


A green arrow points from a text box to the code editor, indicating the required module definition:

```



input a, b, sel;
output z;

assign z = sel ? a :
b;
  
```

New Source (4/6)



New Source (5/6)



New Source (6/6)

The screenshot shows the ISE Project Navigator interface with the following components and annotations:


- Top Bar:** ISE Project Navigator (M.81d) - D:\DATA\Test\proj1\proj1.xise - [proj1_test.v]
- Menu Bar:** File, Edit, View, Project, Source, Process, Tools, Window, Layout, Help
- Design Panel:**
 - View: Implementation, Simulation (circled in red)
 - Hierarchy: proj1, xc6slx16-3csg324, proj1_test (proj1_test.v), uut - muxs (muxs.v)
- Processes Panel:**
 - No Processes Running
 - Processes: proj1_test
 - ISim Simulator
 - Behavioral Check Syntax
 - Simulate Behavioral Model (circled in red)
 - Right click (arrow pointing to the context menu)
 - Context Menu: Run, Rerun All, Stop, Run With Current Data, Process Properties... (circled in red)
 - Left click to edit simulation duration (arrow pointing to the 'Process Properties...' option)
- Source Panel:**

```

27 // Inputs
28 reg a;
29 reg b;
30 reg sel;
31
32 // Outputs
33 wire z;
34
35 // Instantiate the Unit Under Test (UUT)
36 muxs uut (
37     .a(a),
38     .b(b),
39     .sel(sel),
40     .z(z)
41 );
42
43 initial begin
44     // Initialize Inputs
45     a = 0;
46     b = 0;
47     sel = 0;
48
49     // Wait 100 ns for global reset to finish
50     #100;
51
52     #100 a=1;           // a=1 b=0 sel=0
53     #100 a=0; b=1;      // a=0 b=1 sel=0
54     #100 a=1;           // a=1 b=1 sel=0
55     #100 a=0; b=0; sel=1; // a=0 b=0 sel=1
56     #100 a=1;           // a=1 b=0 sel=1
57     #100 a=0; b=1;      // a=0 b=1 sel=1
58     #100 a=1;           // a=1 b=1 sel=1
59
60     // Add stimulus here
61
62 end
        
```

 - Red box around lines 52-58: Edit your simulation pattern

Simulation (1/2)



The screenshot shows the ISE Project Navigator (M.81d) interface with the project 'proj1' selected. The 'Simulation' view is active, and the 'Process Properties - ISim Properties' dialog box is open. The 'Simulation Run Time' property is set to '1000 ns'. The 'OK' button is highlighted, and the 'Simulate Behavioral Model' option is selected in the 'Processes' list.

Process Properties - ISim Properties

Switch Name	Property Name	Value
	Use Custom Simulation Command File	<input type="checkbox"/>
	Custom Simulation Command File	
	Run for Specified Time	<input checked="" type="checkbox"/>
	Simulation Run Time	1000 ns
	Waveform Database Filename	D:/DATA/test/proj1/proj1_test_isim_beh.wdb
	Use Custom Waveform Configuration File	<input type="checkbox"/>
	Custom Waveform Configuration File	
	Specify Top Level Instance Names	work.proj1_test

Processes: proj1_test

- ISim Simulator
- Behavioral Check Syntax
- Simulate Behavioral Model


Annotations:

- Write simulation duration:** Points to the '1000 ns' value in the 'Simulation Run Time' property.
- Double click to obtain simulation results:** Points to the 'Simulate Behavioral Model' option in the 'Processes' list.
- OK:** Points to the 'OK' button in the 'Process Properties' dialog.

Simulation (2/2)

You can use Zoom In/Zoom Out/Scroller to adjust waveform display

Zoom In/Zoom Out



Source Files: glib.v, muxs.v, proj1_test.v

Simulation Objects for proj1_test

Object Name	Value
z	1
a	1
b	1
sel	1

Waveform Display: X1: 305.833 ns

Scroller Bar

Console:

```
INFO: There is another simulation running in the same directory. Using database file name isim2.wdb.
ISim M.81d (signature 0xcb73ee62)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
```

A Combinational Logic Example

Design Procedure

- 1 • From the *specifications*, determine the inputs, outputs, and their symbols.
- 2 • Derive the *truth table (functions)* from the relationship between the inputs and outputs
- 3 • Derive the *simplified Boolean functions* for each output function.
- 4 • Draw the logic diagram.
- 5 • Construct the Verilog code according to the logic diagram.
- 6 • Write the testbench and verify the design.

$$F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$$

1 input: x,y,z output: f


2

x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1


		y			
		yz			
x	0	00	01	11	10
	1	00	01	11	10
x	0	0	1	0	0
	1	1	1	1	1
		z			

3

$$f = F(x, y, z) = x + y'z$$



$$F(x, y, z) = \sum(1, 4, 5, 6, 7) = f$$



6

```
module t_ex;
wire f1;
reg x1,y1,z1;

ex U0(f(f1),.x(x1),.y(y1),.z(z1));
```

```
initial
begin
  x1=0;y1=0;z1=0;
  #5 x1=0;y1=0;z1=1;
  #5 x1=0;y1=1;z1=0;
  #5 x1=0;y1=1;z1=1;
  #5 x1=1;y1=0;z1=0;
  #5 x1=1;y1=0;z1=1;
  #5 x1=1;y1=1;z1=0;
  #5 x1=1;y1=1;z1=1;
  #5 x1=0;y1=0;z1=0;
end
```

```
endmodule
```


5

```
module ex(f,x,y,z);
output f;
input x,y,z;

  assign f = x | ((~y)&z);

endmodule
```


$$F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$$



Decimal Adders (1 / 3)

• Addition of 2 decimal digits in BCD

$$- \{C_{out}, S\} = A + B + C_{in}$$

1 • $S = S_8 S_4 S_2 S_1$, $A = A_8 A_4 A_2 A_1$, $B = B_8 B_4 B_2 B_1$

– A digit in BCD cannot exceed 9, add 6 (0110) for final correction.

$$\begin{array}{r}
 10 \quad \quad \quad 10000 \\
 8_{10} \quad \mathbf{A} \quad \quad 1000_2 \\
 9_{10} \quad \mathbf{B} \quad \quad 1001_2 \\
 \hline
 17_{10} \quad \mathbf{KZ} \quad 10001_2 \\
 \quad \quad \quad 0110_2 \\
 \hline
 00010111_2
 \end{array}$$

binary coded results

if >9, add 6

BCD coded results

Decimal symbol	BCD digit
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110

Decimal Adders (2/3)


2

3

Z_8	Z_4	Z_2	Z_1
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
<hr style="border: 2px solid red;"/>			
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

$Z_8 Z_4$
 $Z_8 Z_2$

Decimal Adders (3/3)



Verilog Construction

- 1. Use direct mapping of figure from P52
- 2. Use definition
 - two additions
 - $kz_3z_2z_1z_0 = a_3a_2a_1a_0 + b_3b_2b_1b_0$
 - $kz_3z_2z_1z_0 + 00110$
 - selection
 - output = $kz_3z_2z_1z_0$ (if $kz_3z_2z_1z_0 \leq 6$)
 - output = $kz_3z_2z_1z_0 + 00110$ (if $kz_3z_2z_1z_0 > 6$)

Verilog Module Construction (1/2)

- Separate flip-flops with other logics (two types)
 - flip-flops (edge-triggered with clock, reset)
 - combinational logics (level sensitive)
- Combinational logics
 - simple logics (AND, OR, NOT)
 - coder / decoder (mapping, addressing)
 - comparison (conditional / equality test)
 - selection (select correct results, MUX)
 - arithmetic functions and superposition (+, -, *, binary shift)
- Finite state machine (FSM)

Verilog Module Construction (2/2)

- Separate flip-flops with other logics
 - For a D-type flip-flop

```
always @(posedge clk or negedge rst_n)
  if (~rst_n)
    q<=0;
  else
    q<=1;
```

- For a 2-to-1 MUX

```
always @*
  if (select==1'b1)
    out=a;
  else
    out=b;
```

```
assign out = (select==1'b1) ? a : b;
```