

Introduction

Hsi-Pin Ma

http://lms.nthu.edu.tw/course/21094
Department of Electrical Engineering
National Tsing Hua University



Outline

- Introduction
- Sample Design
- Structural Modeling
- RTL Modeling
- Logic Modeling and Simulation Using Xilinx ISE
- A Simple Example



Introduction




Hardware Description Language

- A high-level programming language offering special constructs to model microelectronic circuits
 - Describe the operation of a circuit at various level of abstraction
 - Behavior
 - Function
 - Structure
 - Describe the timing of a circuit
 - Express the concurrency of circuit operation



Levels of Abstraction (1/2)





Levels of Abstraction (2/2)

- Behavioral Level (Architectural/Algorithmic Level)
 - Describes a system by the flow of data between its functional blocks
 - Defines signal values when they change
- Register Transfer Level (Dataflow Level)
 - Describe a system by the flow of data and control signals between and within its functional blocks
 - Defines signal values with respect to a clock
 - RTL (Register Transfer Level) is frequently used for the Verilog description with the combination of behavioral and dataflow constructs which is acceptable to logic synthesis tools.
- Gate Level (Structural)
 - A model that describes the gates and the interconnections between them
- Transistor/Switch/Physical Level
 - A model that describes the transistors and the interconnections between them




Behavior Level Abstraction

- Describe the design without implying any specific internal architecture
 - Use high level constructs (@, case, if, repeat, wait, while)
 - Usually use behavioral construct in testbench
 - Synthesis tools accept only a limited subset of these
 - Case 1: assign Z = (S) ? A : B;

```
module SMUX(out, a, b, sel);

output out;
input a,b,sel;
wire out;

assign out = (sel) ? a : b;
endmodule
```





Behavior Level Abstraction


• Case 2:

```
always @(input1 or input2 or ...)
begin
  out1 =
end
```

```
module SMUX(out, a, b, sel);

output out;
input a,b,sel;
reg out;

always @(a or b or sel)
if (sel)
out=a;
else
out=b;
endmodule
```





Gate Level Abstraction


- Synthesis tools produce a purely structural design description
 - You must derive and draw the circuit schematics first before writing Verilog codes

```
module SMUX(out, a, b, sel);

output out;
input a,b,sel;
wire sel_n,t1,t2;


not U0(sel_n,sel);
and U1(t1,a,sel);
and U2(t2,b,sel_n);
or U3(out,t1,t2);

endmodule
```





VLSI Design Flow



Fabrication & Testing




Event Simulation of a Verilog Model

- Compilation
 - Compilation and elaboration
- Initialization
 - Initialize module parameters
 - Set other storage element to unknown (X) state
 - Unknown or un-initialized
 - Set undriven nets to the high-impedance (Z) state
 - Tri-state or floating
- Simulation



Verilog Simulation






Sample Design




Scenario





Verilog Module





Testbench (1/4)

module testfixture;

- Declare signals
- > Instantiate modules
- Applying stimulus
- Monitor signals

endmodule

Compare this to a breadboard experiment!



Testbench (2/4)

Declare signals

- Test pattern must be stored in storage elements first and then apply to DUT (Device under Test)
 - Use "reg" to declare the storage element

Instantiate modules

Both behavioral level or gate level model can be used.



Testbench (3/4)

Describing Stimulus


- The testbench always be described behaviorally.
- Procedural blocks are bases of behavioral modeling.
- The simulator starts executing all procedure blocks at time 0 and executes them concurrently.
- Two types of procedural blocks
 - initial
 - always

initial			
ပ			
С			
C			
С			

always		
С		
С		
С		
С		



Testbench (4/4)



19



Structural Modeling




Verilog Primitives

- and : Logical AND
- or : Logical OR
- not : Inverter
- buf : Buffer
- xor : Logical exclusive OR
- nand: Logical AND inverted
- nor : Logical OR inverted
- xnor : Logical exclusive OR inverted



Structural Modeling

```
module SMUX(out, a, b, sel);
output out;
input a,b,sel;
wire sel_n,t1,t2;
not U0(sel_n,sel);
and U1(t1,a,sel);
and U2(t2,b,sel_n);
or U3(out,t1,t2);
endmodule
```





RTL Modeling



Operators (1/3)

Bitwise Operators					
OP	Usage		Description		
>	~m		Invert each bit of m		
&	m & n		AND each bit of m with each bit of n		
1	m n		OR each bit of m with each bit of n		
^	m ^ n		Exclusive OR each bit of m with n		
~^ or ^~	m ~^ n or m ^~ n		Exclusive NOR each bit of m with n		
	Unary	Redu	iction Operators		
OP	OP Usage Description				
&	&m	AND all bits in m together (1-bit result)			
~&	~&m	NAND all bits in m together (1-bit result)			
I	m	OR all bits in m together (1-bit result)			
~	~ m	NOR all bits in m together (1-bit result)			
^	^m	Exclusive OR all bits in m (1-bit result)			
~^ or ^~	~^m or ^~m	Exclusive NOR all bits in m (1-bit result)			



Operators (2/3)

Arithmetic Operators				
OP	Usage	Description		
+	m + n	Add n to m		
-	m - n	Subtract n from m		
-	-m	Negate m (2's complement)		
*	m * n	Multiply m by n		
1	m / n	Divide m by n		
%	m % n	Modulus of m / n		

Logical Operators				
OP	OP Usage Description			
!	!m	Is m not true? (1-bit True/False result)		
&&	m && n	Are both m and n true? (1-bit True/False result)		
	m n	Are either m or n true? (1-bit True/False result)		

The divisor for divide operator may be restricted to constants and a power of 2

Synthesis not supported

Equality Operators (compares logic values of 0 and 1)				
OP	Usage	Description		
==	m == n	Is m equal to n? (1-bit True/False result)		
<u>!</u> =	m != n	Is m not equal to n? (1-bit True/False result)		

Identity Operators (compares logic values of 0, 1, x, and z)				
OP	Usage	Description		
===	m === n	Is m identical to n? (1-bit True/False result)	Synthe	sis not supported
!==	m !== n	Is m not identical to n? (1-bit True/False result)	Synthe	sis not supported



Operators (3/3)

Relational Operators				
OP	Usage Description			
<	m < n	Is m less than n? (1-bit True/False result)		
>	m > n	Is m greater than n? (1-bit True/False result)		
<=	m <= n	Is m less than or equal to n? (True/False result)		
>=	m >= n	Is m greater than or equal to n? (True/False result)		

Logical Shift Operators				
OP	Usage	Description		
~	m << n	Shift m left n-times		
^	m >> n	Shift m right n-times		

Misc Operators				
ОР	OP Usage Description			
?:	sel?m:n	If sel is true, select m: else select n		
{}	{m,n}	Concatenate m to n, creating larger vector		
{{}}	{n{m}}	Replicate m n-times		




assign

- assign continuous construct
 - combinational logics

```
module SMUX (out,a,b,sel);
output out;
input a,b,sel;

assign out = (a&sel) | (b&(~sel));
endmodule
```



This out has to be declared as "wire" or or "output" data type.

This expression can not be inside always @().



always


• always statements

```
module SMUX (out,s,b,sel);
output out;
input a,b,sel;
reg out;

always @(a or b or sel)
out = (a&sel) | (b&(~sel));

endmodule
```

Must have sensitivity list



This out has to be declared as "reg" data type.




Logic Modeling and Simulation Using Xilinx ISE



Design Flow

- General design flow
 - Design construction
 - Behavioral simulation
 - Design implementation
 - Timing simulation
- HDL-based design Flow






Important Notes

- **Draw schematic first** and then construct Verilog codes.
- Verilog RTL coding philosophy is not the same as C programming
 - Every Verilog RTL construct has its own logic mapping (for synthesis)
 - You should have the logics (draw schematic) first and then the RTL codes
 - You have to write synthesizable RTL codes




Open ISE






Open New Project (1/4)






Open New Project (2/4)



注意: 1. Family 有另外一個Automotive Spartan6, 別選到這個錯誤的 2. Simulator 使用ISim




Open New Project (3/4)






Open New Project (4/4)






New Source (1/6)






New Source (2/6)






New Source (3/6)






New Source (4/6)






New Source (5/6)






New Source (6/6)






Simulation (1/2)





Simulation (2/2)

You can use Zoom In/Zoon Out/Scroller to adjust waveform display





A Combinational Logic Example



Design Procedure

- From the *specifications*, determine the inputs, outputs, and their symbols.
- Derive the *truth table* (*functions*) from the relationship between the inputs and outputs
- Derive the *simplified Boolean functions* for each output function.
- Draw the logic diagram.
- Construct the Verilog code according to the logic diagram.
- Write the testbench and verify the design.





$$F(x,y,z) = \sum (1,4,5,6,7) = f$$

1 input: x,y,z output: f

2 x


X	y	Z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1







$F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$




```
module ex(f,x,y,z);
output f;
input x,y,z;
assign f = x | ((\sim y)\&z);endmodule
```

```
module t ex;
wire f1;
reg x1,y1,z1;
ex U0(.f(f1), x(x1), y(y1), z(z1));
initial
begin
 x1=0;y1=0;z1=0;
 #5 x1=0;v1=0;z1=1;
 #5 x1=0;y1=1;z1=0;
 #5 x1=0;y1=1;z1=1;
 #5 x1=1;y1=0;z1=0;
 #5 x1=1;y1=0;z1=1;
 #5 x1=1;y1=1;z1=0;
 #5 x1=1;y1=1;z1=1;
 #5 x1=0;y1=0;z1=0;
end
endmodule
```

6



$F(x, y, z) = \sum (1, 4, 5, 6, 7) = f$





Decimal Adders (1/3)

Addition of 2 decimal digits in BCD

$$-\{C_{out},S\}=A+B+C_{in}$$


- \bullet S=S₈S₄S₂S₁, A=A₈A₄A₂A₁, B=B₈B₄B₂B₁
 - A digit in BCD cannot exceed 9, add 6 (0110)
 for final correction.

10		10000	
8_{10}	A	$1\ 0\ 0\ 0_{2}$	2 3
9 ₁₀	В	$1\ 0\ 0\ 1_2$	
1 7 ₁₀	KZ	10001_{2}	binary coded results
		0110_{2}	if >9, add 6
	00	0101112	BCD coded results

Decimal symbol	BCD digit
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110




Decimal Adders (2/3)





Decimal Adders (3/3)





Verilog Construction

- 1. Use direct mapping of figure from P52
- 2. Use definition
 - two additions
 - \bullet kz₃z₂z₁z₀₌a₃a₂a₁a₀+b₃b₂b₁b₀
 - $kz_3z_2z_1z_0+00110$
 - selection
 - output = $kz_3z_2z_1z_0$ (if $kz_3z_2z_1z_0 \le 6$)
 - output = $kz_3z_2z_1z_0+00110$ (if $kz_3z_2z_1z_0 > 6$)



Verilog Module Construction (1/2)

- Separate flip-flops with other logics (two types)
 - flip-flops (edge-triggered with clock, reset)
 - combinational logics (level sensitive)
- Combinational logics
 - simple logics (AND, OR, NOT)
 - coder/decoder (mapping, addressing)
 - comparison (conditional/equality test)
 - selection (select correct results, MUX)
 - arithmetic functions and superposition (+,-,*,binary shift)
- Finite state machine (FSM)



Verilog Module Construction (2/2)

- Separate flip-flops with other logics
 - For a D-type flip-flop

```
always @(posedge clk or negedge rst_n)
if (~rst_n)
q<=0;
else
q<=1;
```

- For a 2-to-1 MUX

```
always @*
if (select==1'b1)
out=a;
else
out=b;
```

assign out = (select==1'b1) ? a : b;