



Phison Electronics Corporation

U32-C PCBA (PS2251-18) Specification

Version 1.2

No.1, Qun-Yi Road, Jhunan, Miaoli County, Taiwan 350, R.O.C

Tel: +886-37-586-896

Fax: +886-37-587-868

E-mail : sales@phison.com /
support@phison.com

Document Number: S-22042

ALL RIGHTS ARE STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED,
OR TRANSLATED TO ANY OTHER FORMS WITHOUT PERMISSION FROM PHISON ELECTRONICS
CORPORATION.

Revision History

Revision	History	Draft Date	Remark
1.0	Formal released, Modify performance	Oct 5, 2021	Drew
1.1	Modify Sustain performance	Nov 22, 2021	Drew
1.2	Update power consumption and the performance	Mar 8, 2022	Drew

Table of Contents

1.	Introduction.....	5
1.1.	Product Overview	5
1.2.	Block Diagram	5
1.3.	Features Specifications	6
2.	Electrical Specifications	7
2.1.	Operating Voltage	7
2.2.	GPIO DC Characteristic.....	8
3.	PERFORMANCE	9
4.	POWER COMSPUTION	9
5.	Dimension	10
6.	PRODUCT WARRANTY POLICY	11
7.	Reference	12
8.	Terminology.....	13

List of Figures

Figure 1-1 System Block Diagram.....	5
--------------------------------------	---

List of Tables

Table 2-1 Operating Voltage.....	7
Table 3-1 Performance for Hynix V6 (estimated)	9
Table 4-1 Power Consumption for Hynix V6.....	9
Table 7-1 List of References	12
Table 8-1 List of Terminology	13

1. INTRODUCTION



1.1. Product Overview

Phison PS2251-18 U32-C PCBA is a USB Gen 2x2 external storage. It supports USB Gen2x2, 20Gbps and backward compatible with USB3.2 Gen2, USB 3.2 Gen1, USB 2.0 and USB 1.1. Product density is up to 4TB. Sequential read performance is up to 1.7GB/s and sequential write performance is up to 1.6GB/s.

1.2. Block Diagram




Figure 1-1 System Block Diagram

*PMU: Power Management Unit

1.3. Features Specifications

Features	Specifications
USB	• USB 3.2 Gen 2x2 • Compliance with USB 3.2 Gen2x1 (10Gbps) • Compliance with USB 3.2 Gen1 (5Gbps) • Compliance with USB 2.0 (480Mbps) • Compliance with USB 1.1 (12Mbps)
NAND Flash	• Support up to 4TB • Support Triple-level cell (TLC) and Quad-level cell (QLC) NAND flash memory • Compliant with Toggle 1.0/2.0/3.0/4.0 NAND flash interface • Compliant with ONFI 2.0/3.0/4.1 • Transfer rate: up to 1200 MT/s • Support up to 2 channels/ 16 Chip Enable (CE) within Single Design • Flash IO Operating voltage supply 1.2v/1.8v
Data Reliability	• LDPC ECC protection
OS compatibility	• Support Windows XP and later version • Support MAC OS 10.8 and later version • Support Linux kernel 2.4.10 and later version
Temperature Range	• Operating Range: 0~70 °C • Storage Range: -40~85 °C
Humidity	• 20%~90%
Other Features	• Built-in internal Thermal Sensor

2. ELECTRICAL SPECIFICATIONS



2.1. Operating Voltage

Table 2-1 Operating Voltage

PinName	Min Voltage	Normal Voltage	Max Voltage	Description
AVDD_PAD*	1.8	1.83	1.87	NXTAL Power
AVDDT_PAD	0.915	0.93	0.97	Phy Core Power
V18_REG_PAD	1.7	1.85	1.98	Analog Power Source
VCC18_PAD	1.8	1.83	1.87	Phy Analog Power
VCC3IO_B_PAD	1.75	1.8	1.95	NAND VCCQ Power
	1.19	1.23	1.25	
VCC3IO_PAD	1.75	1.8	1.95	NAND VCCQ Power
	1.19	1.23	1.25	
VCC3IO_ZQ_PAD	1.75	1.8	1.95	NAND VCCQ Power
	1.19	1.23	1.25	
VCCA_H_FC_PAD	2.4	3.3	3.6	NAND VCC Power
VCCA_H_FP_PAD	1.75	1.8	1.95	Analog Power Source
VCCA_H_OSC_PAD	1.75	1.8	1.95	Analog Power Source
VCCA_H_PAD	1.75	1.8	1.95	Analog Power Source
VCCIO0_PAD	1.75	1.8	1.95	GPIO Power
VCCIO1_PAD	1.75	1.8	1.95	GPIO Power
VCCIO2_PAD	1.75	1.8	1.95	GPIO Power
VCK_CORE_PAD	0.915	0.93	0.97	CTL Core Power
VCCQ_P_PAD	1.75	1.8	1.95	Phy Core Power Source
	1.19	1.23	1.25	
VD18_PAD*	1.8	1.83	1.87	USB Analog Power
VD33_PAD*	3	3.3	3.6	USB Analog Power
VDDI33A_PAD	2.35	3.3	3.6	Analog Power Source
VPGM_PAD	1.8	1.83	1.87	Fuse Program Power
VPHY_REG_PAD	0.915	0.93	0.97	Phy Core Power
VREFB_PAD	0.8	0.9	1	Flash channel B Vref
	0.5	0.6	0.7	

VREF_PAD	0.8	0.9	1	Flash channel A Vref
	0.5	0.6	0.7	

NOTE: The values are measurement values, and may vary for difference type of flash and mode of access.

2.2. GPIO DC Characteristic

Pin	Setting			
SONOF	1	0	1	0
CONOF	0	1	1	0
Trigger Voltage	Schmitt Trigger $V_{ih}=0.65*V_{CC}$ $V_{il}=0.35*V_{CC}$	CMOS Trigger $V_{ih}=V_{il}=0.5*V_{CC}$	Two Trigger $V_{ih}=0.52*V_{CC}$ $V_{il}=0.47*V_{CC}$	D=0 (Gating when PAD is floating)

Pin		Setting				
EN		0	1			
IODRV0		X	0	1	0	1
IODRV1		X	0	0	1	1
VCC=1.8V (PMODE=0)	Driving Impedance	Infinity	100	50	33	25
VCC=1.2V (PMODE=1)						
			Vo = 0.5*VCC			

Pin	Setting					
EN	1	0				
PU75	X	0	0	1	0	0
PU5P5	X	0	1	0	0	0
PD75	X	0	0	0	0	1
PD5P5	X	0	0	0	1	0
VCC=1.8V	None		5.5K Pull Up	75K Pull Up	5.5K Pull Up	75K Pull Down
VCC=1.2V	None		6.5K Pull Up	97K Pull Up	6.5K Pull Up	108K Pull Down

3. PERFORMANCE



Table 3-1 Performance for Hynix V6 (estimated)

V6 (MB/s)		Sequential				Random	
		Read	Write	Sustained Read	Sustained Write	Read	Write
500GB	4CE	1500	900	400	250	240	290
1000GB	8CE	1600	1500	400	350	240	290
2000GB	16CE	1600	1500	400	400	240	290
4000GB	16CE	1600	1500	400	400	240	290

Note:

Performance is measured with the following conditions:

- (a) Seq: CrystalDiskMark 7.0, 1GB range, QD=Q8T1, Random: CrystalDiskMark 7.0, 1GB range, QD=32T16, Sustained: H2
- (b) Base on USB 3.2 Gen2x2 (20gbp/s) platform

4. POWER COMSPUTION



Table 4-1 Power Consumption for Hynix V6

Item	Power (mA)
Read	650
Write	550
Idle	160
Suspend	1.8

The above values are for reference only, it may change according to the flash memory used.

5. DIMENSION

- Dimension: 60 ± 0.10 mm (L) x 26 ± 0.10 mm (W) x 1 ± 0.10 mm (H)



Notes :

1. = Max Component Height
2. = No Component
3. = No Component / Signal Vias / Signal Copper / Printing
4. General Tolerance ± 0.1
5. are critical dimensions (A) ~ (C)
6. V-Cut area allowed burr : 0.1mm(max.)
7. SMT Rounter area allowed tolerance: ± 0.05 mm

NOTES:

1. All dimensions are in mm.

6. PRODUCT WARRANTY POLICY



In the event the Product does not conform to the specification within Phison agreed warranty period and such inconformity is solely attributable to Phison's cause, Phison agrees at its discretion replace or repair the nonconforming Product. Notwithstanding the foregoing, the aforementioned warranty shall exclude the inconformity arising from, in relation to or associated with:

- (1) alteration, modification, improper use, misuse or excessive use of the Product;
- (2) failure to comply with Phison's instructions;
- (3) Phison's compliance with customer (including customer's suppliers, subcontractors or downstream customers) indicated instructions, technologies, designs, specifications, materials, components, parts;
- (4) combination of the Product with other materials, components, parts, goods, hardware, firmware or software not developed by Phison; or
- (5) other error or failure not solely attributable to Phison's cause (including without limitation, normal wear or tear, manufacturing or assembly wastage, improper operation, virus, unauthorized maintenance or repair).

EXCEPT FOR THE ABOVE EXPRESS LIMITED WARRANTY, THE PRODUCT IS PROVIDED "AS IS," AND PHISON MAKES NO OTHER WARRANTIES (WHETHER EXPRESS, IMPLIED, STATUTORY OR OTHERWISE) REGARDING THE PRODUCT OR ANY PORTION OF IT. PHISON SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NONINFRINGEMENT. UNLESS OTHERWISE PHISON AGREED IN WRITING, PHISON DOES NOT RECOMMEND NOR WARRANT PRODUCTS FOR USE IN LIFE SUPPORT, NUCLEAR, MEDICAL, MILITARY, TRANSPORTATION, AUTOMOTIVE, AVIATION, AEROSPACE INDUSTRY OR OTHER APPLICATIONS WHEREIN A FAILURE OR DEFECT OF THE PRODUCT MAY THREATEN LIFE, INJURY, HEALTH, LOSS OF SIGNIFICANT AMOUNT OF MONEY ("CRITICAL USE"), AND CUSTOMER AND USER HEREBY ASSUMES ALL RISK OF ANY CRITICAL USE OF THE PRODUCT.

7. REFERENCE



The following table is to list out the standards that have been adopted for designing the product.

Table 7-1 List of References

Title	Acronym/Source
USB 3.2	https://www.usb.org/

PHISON Confidential

8. TERMINOLOGY



The following table is to list out the acronyms that have been applied throughout the document.

Table 8-1 List of Terminology

Term	Definitions
USB	Universal Serial Bus
SSD	Solid state disk
LDPC	Low Density Parity Check
CE	Chip Enable