



EE6094

CAD for VLSI Design



Hardware Trojan Detection With VCS & Verdi

Andy, Yu-Guang Chen

Assistant Professor, Department of EE

National Central University

andyygchen@ee.ncu.edu.tw

Slides Credit: TA 李宗穎





Outline

◆ Verilog with VCS & Verdi

◆ Examples





Verilog with VCS & Verdi

◆ Source

- Step1: Key in the following source commands.

```
source /usr/cad/synopsys/CIC/customexplorer.cshrc
```

```
source /usr/cad/cadence/CIC/incisiv.cshrc
```

```
source /usr/cad/synopsys/CIC/verdi.cshrc
```

```
source /usr/cad/synopsys/CIC/synthesis.cshrc
```

```
source /usr/cad/synopsys/CIC/vcs.cshrc
```

```
[109521121@eda359_forclass ~]$ source /usr/cad/synopsys/CIC/customexplorer.cshrc
[109521121@eda359_forclass ~]$ source /usr/cad/cadence/CIC/incisiv.cshrc
[109521121@eda359_forclass ~]$ source /usr/cad/synopsys/CIC/verdi.cshrc
[109521121@eda359_forclass ~]$ source /usr/cad/synopsys/CIC/synthesis.cshrc
Platform = amd64
[109521121@eda359_forclass ~]$ source /usr/cad/synopsys/CIC/vcs.cshrc
```





Verilog with VCS & Verdi

◆ VCS & Verdi

➤ Step2: Annotate FSDB-related syntax

```
17 initial
18 begin
19
20     /*$fsdbDumpfile("Finite_State_Machine.fsdb");
21     $fsdbDumpvars(0,Finite_State_Machine tb);*/
22     #0 reset=1'b1; clk=1'b0; in=1'b1;
23     #1 reset=1'b0;
24     #1 reset=1'b1;
25     #8 in=1'b0;
26     #10 in=1'b0;
27     #10 in=1'b1;
28     #10 in=1'b1;
29     #10 in=1'b0;
30     #10 in=1'b1;
31     #10 in=1'b0;
32     #10 $finish;
33
34 end
```





Verilog with VCS & Verdi

◆ VCS & Verdi

➤ Step3: Key in the following commands.

```
vcs -full64 ***.v ***_tb.v -cm line+fsm+tgl+branch  
./simv -cm line+fsm+tgl+branch  
verdi -cov -covdir simv.vdb
```

```
[ncu109521121@camel Full_Adder]$ vcs -full64 Full_Adder.v Full_Adder_tb_full.v -cm line+cond+fsm+tgl+branch  
[ncu109521121@camel Full_Adder]$ ./simv -cm line+cond+fsm+tgl+branch  
[ncu109521121@camel Full_Adder]$ verdi -cov -covdir simv.vdb
```





Verilog with VCS & Verdi

◆ The types of code coverage

➤ Line Coverage

- This gives an indication of how many lines are covered in the simulation
- This is important in all kinds of design and has to be **100%** for verification closure.

➤ FSM Coverage

- FSM coverage reports, whether the simulation run could reach all of the states and cover all possible transitions or arcs in a given state machine.





Verilog with VCS & Verdi

◆ The types of code coverage

➤ Toggle Coverage

- Toggle coverage gives a report that how many times signals and ports are toggled during a simulation run.
- Signal: 1->0 、 0->1

➤ Branch Coverage

- In Branch coverage or Decision coverage reports, conditions like if-else, case and the ternary operator (?:) statements are evaluated in both true and false cases.





Verilog with VCS & Verdi

◆ The types of code coverage

➤ Toggle Coverage

- Toggle coverage gives a report that how many times signals and ports are toggled during a simulation run.
- Signal: 1->0 、 0->1

➤ Branch Coverage

- In Branch coverage or Decision coverage reports, conditions like if-else, case and the ternary operator (?:) statements are evaluated in both true and false cases.





Verilog with VCS & Verdi

◆ Reference

- Code Coverage Fundamentals
- <https://vlsi.pro/code-coverage-fundamentals/>





Outline

◆ Verilog with VCS & Verdi

◆ Examples





Examples

◆ Full Adder

➤ Non Full Condition

Verdi.vdCoverage:1><vdb: simv.vdb>@camel.ee.ntu.edu.tw

File View Plan Exclusion Tools Window Help

Summary

Name	Score	Line	Toggle
NON_Full_Adder_tb_full	93.00%	100.00%	86.00%
fa1	87.50%		87.50%

CovSrc1: NON_Full_Adder_tb_full

```
1 //Full Adder NON-Full Case Testbench
2 `timescale 1ns/1ns
3
4 module NON_Full_Adder_tb_full;
5
6   reg      augend, addend, carry_in;
7   wire     sum, carry_out;
8
9   Full_Adder fa1(augend, addend, carry_in, sum, carry_out);
10
11   initial
12   begin
13
14     /*$fsdbDumpfile("NON_Full_Adder_tb_full.fsd");
15     $fsdbDumpvars(0,NON_Full_Adder_tb_full);*/
16
17     #0    carry_in = 1'b0; augend = 1'b0; addend = 1'b1;
18     #5    carry_in = 1'b0; augend = 1'b1; addend = 1'b0;
19     #5    carry_in = 1'b0; augend = 1'b1; addend = 1'b1;
20     #5    carry_in = 1'b1; augend = 1'b0; addend = 1'b1;
21     #5    carry_in = 1'b1; augend = 1'b1; addend = 1'b0;
22     #5    carry_in = 1'b1; augend = 1'b1; addend = 1'b1;
23     $finish;
24   end
25
```

CovDetail

Variable	Type	Coverage	Display
▲ addend	signal	100.00%	
▲ augend	signal	100.00%	
▲ carry_in	signal	50.00%	
▲ carry_out	signal	50.00%	
▲ sum	signal	100.00%	

Variable 0->1 1->0





Examples

◆ Full Adder

➤ Full Condition

Verdi:vdCoverage:1><vdb: simv.vdb>@camel.ee.nctu.edu.tw

File View Plan Exclusion Tools Window Help

Summary

Hierarchy Modules Groups Asserts Statistics Tests

Name	Score	Line	Toggle
Full_Adder_tb_full	97.00%	100.00%	94.00%
fa1	95.00%		95.00%
HA1	100.00%		100.00%
HA2	87.50%		87.50%

CovSrc1: Full_Adder_tb_full

Uncovered

```
7 wire sum, carry_out;
8
9 Full_Adder fa1(augend, addend, carry_in, sum, carry_out);
10
11 initial
12 begin
13
14     /*$fsdbDumpfile("Full_Adder_full.fsd");
15     $fsdbDumpvars(0,Full_Adder_tb_full);*/
16     #0 carry_in = 1'b0; augend = 1'b0; addend = 1'b0;
17     #5 carry_in = 1'b0; augend = 1'b0; addend = 1'b1;
18     #5 carry_in = 1'b0; augend = 1'b1; addend = 1'b0;
19     #5 carry_in = 1'b0; augend = 1'b1; addend = 1'b1;
20     #5 carry_in = 1'b1; augend = 1'b0; addend = 1'b0;
21     #5 carry_in = 1'b1; augend = 1'b0; addend = 1'b1;
22     #5 carry_in = 1'b1; augend = 1'b1; addend = 1'b0;
23     #5 carry_in = 1'b1; augend = 1'b1; addend = 1'b1;
24     #5 $finish;
25 end
26
27
```

CovDetail

Variable	Type	Coverage	Display
▲ addend	signal	100.00%	
▲ augend	signal	100.00%	
▲ carry_in	signal	50.00%	
▲ carry_out	signal	100.00%	
▲ sum	signal	100.00%	

Variable	0->1	1->0
▲ carry_in	✓	✗

CovDetail HvpDetail





Examples

◆ Finite State Machine

➤ Non Full Condition

Verdi Coverage: 1 > <vdb: simv.vdb> @came.lee.nctu.edu.tw

File View Plan Exclusion Tools Window Help

Summary

Hierarchy Modules Groups Asserts Statistics Tests

Name	Score	Line	Toggle	FSM
Finite_State_Machine_tb	52.65%	71.43%	71.05%	14.29%
fsm0	47.79%	54.84%	68.18%	14.29%

CovSrc1: Finite_State_Machine_tb.fsm0

Uncovered

```
10 output [1:0]current_State, next_State;
11 reg [1:0]current_State, next_State;
12 reg [2:0]counter;
13
14 parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
15
16 //Current State Register Part
17 always@(posedge clk or negedge reset)
18 begin
19
20     if(!reset)
21     begin
22
23         current_State <= S0;
24         counter <= 3'b000; //Trojan Timing Bomb
25
26     end
27
28     else
29     begin
30
31         current_State <= next_State;
32
33         if(counter<3'b100) //Trojan trigger
34             counter <= counter + 1'b1;
35         else
36             counter <= 3'b100;
37
38     end
39
40 end
```

CovDetail

Line Toggle FSM Condition Branch Assert

FSM	Transition	State	Sequ
current St...		14.29%	50.00%

Show as List Mode: States & Transitions

	0	1	2	3
0 S0	-	-	-	-
1 S1	X	-	X	X
2 S2	X	-	-	-
3 S3	X	X	-	-

CovSrc1 Hvp

CovDetail HvpDetail





Examples

◆ Finite State Machine

➤ Full Condition

<Verdi:vdCoverage:1> <vdb: simv.vdb> @camel.ee.nctu.edu.tw

File View Plan Exclusion Tools Window Help

Summary

Hierarchy Modules Groups Asserts Statistics Tests

Name	Score	Line	FSM	Branch
Finite_State_Machine_tb	97.41%	97.33%	100.00%	92.31%
fsm0	96.46%	93.55%	100.00%	92.31%

CovSrc1: Finite_State_Machine_tb.fsm0

Uncovered

/edahome/ncu_edalab/ncu109521121/PA4/Finite_State_Machine/Finite_State_Machine.v

```
95 out<=1'b0;
96 end
97 else
98 begin
99
100 if(counter!=3'b100)
101 begin
102 next_State<=S1;
103 out<=1'b1;
104 end
105 else
106 begin
107 next_State<=S3;
108 out<=1;
109 end
110 end
111 end//end S3
112 endcase
113 end
114
115
116
117
```

CovDetail

Line Toggle FSM Condition Branch Assert

Category	Coverage
Block	95.00%
Statement	93.55%

CovSrc1 Hvp

CovDetail HvpDetail






Examples

◆ Finite State Machine

➤ Full Condition





Thank You.

