



Introduction



- ◆ This exercise provides an opportunity for you to use two commercial EDA tools from Synopsys for front-end and back-end design procedure
 - Design Compiler
 - > IC Compiler
- ◆ You are given an RTL design and the goal is to generate a GDSII Layout
- You need to submit a report to answer all questions during the tool exercise
- Report Submission deadline: 6/17(Fri) 23:59:59
 - Within 24hrs delay: 20% off
 - Within 48hrs delay: 40% off
 - More than 48hrs: 0 point
- ◆ Grading
 - Report 100%



2022/6/2

Andy Yu-Guang Chen



Requirement



- ◆ You are asked to submit a report for your tool exercise assignment
- ◆ The report should at least include:
 - > The Answer of each questions
 - The difficulties you encountered and how you solve the problems
 - What you learn from this assignment
 - Suggestions of this assignment
- ◆ Name your file as StudID_Name_tool_report.pdf (ex: 9862534_陳聿廣_tool_report.pdf).
 - Note that the only acceptable report file format is .pdf, no .doc/.docx or other files are acceptable.
 - Please upload your report to ee-class before deadline



2022/6/2

Andy Yu-Guang Chen

2



Download File



- 1. Download file "PA5.tar.gz" from ee-class.
- 2. Upload "PA5.tar.gz" to server.
- 3. Unzip file "PA5.tar.gz", \$ tar zxvf PA5.tar.gz
- 4. \$ cd PA5



2022/6/2

Andy Yu-Guang Chen





Design Compiler (Front End Design Procedure)



2022/6/2

Andy Yu-Guang Chen

5



Design Compiler(DC)




- 1. \$ cd dc_lab/
- Source license \$ source /usr/cad/synopsys/CIC/synthesis.cshrc
- Active Design Compiler \$ dv&





2022/6/2


Andy Yu-Guang Chen







































Design Compiler



Step11. (In command line)
design_vision> set ClockName clk
design_vision>

set_ideal_network -no_propagate [get_ports \$ClockName]



2022/6/2

Andy Yu-Guang Chen

21



Design Compiler



Step12. (In command line)

design_vision>

set_input_delay 0 -clock [get_clocks \$ClockName] \
[remove_from_collection [all_inputs] [get_ports \$ClockName]]


design vision>


set_output_delay 0 -clock [get_clocks \$ClockName] [all_outputs]




2022/6/2


Andy Yu-Guang Chen



































IC Compiler (Back-end Design Procedure)



2022/6/2

Andy Yu-Guang Chen

35



IC Compiler(ICC)



- Change directory to ~/icc_lib/run \$ cd ../icc_lab/run/
- Copy design data from DC directory to ICC directory
 cp ../../dc_lab/lab5.sdc ../design_data/
 - \$ cp ../../dc_lab/lab5.sdf ../design_data/
 - \$ cp ../../dc_lab/lab5_syn.v ../design_data/

[108521064@eda359_forclass dc_lab]\$ cd ../icc_lab/run/ [108521064@eda359_forclass run]\$ cp ../../dc_lab/lab5.sdc ../design_data/ [108521064@eda359_forclass run]\$ cp ../../dc_lab/lab5.sdf ../design_data/ [108521064@eda359_forclass run]\$ cp ../../dc_lab/lab5_syn.v ../design_data/



2022/6/2

Andy Yu-Guang Chen



IC Compiler(ICC)



- 1. Source
 - \$ source /usr/cad/synopsys/CIC/icc.cshrc
- Active Design Compiler\$ icc_shell -gui

[108521064@eda359_forclass run]\$ source /usr/cad/synopsys/CIC/icc.cshrc Platform = amd64 [108521064@eda359_forclass run]\$ icc_shell -gui



2022/6/2

Andy Yu-Guang Chen

37



IC Compiler(ICC)



ICC command line

IC Compiler (TM) IC Compiler-PC (TM) IC Compiler-XP (TM) IC Compiler-DP (TM) IC Compiler-AG (TM)


Version N-2017.09-SP2 for linux64 - Nov 27, 2017

Copyright (c) 1988 - 2017 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys,
Inc. This software may only be used in accordance with the terms and conditions
of a written license agreement with Synopsys, Inc. All other use, reproduction,
or distribution of this software is strictly prohibited.





2022/6/2


Andy Yu-Guang Chen






















































































70 mm (1997) 100	PI	acement	
Q10). data required tim	ne =	
	data arrival time =		
	slack (MET) =		
(icc_	_shell> report_timing)		
	2022/6/2	Andy Yu-Guang Chen	71




	Placement	
Q11. data require	ed time =	
data arrival ti	me =	
slack (MET) =		
(icc_shell> report_ti	ming)	
2022/6/2	Andy Yu-Guang Chen	73







72.100 20	PI	acement	
Q13	3. data required tim	ne =	
	data arrival time	e =	
	slack (VIOLATED) =	
(icc_	_shell> report_timing)		
	2022/6/2	Andy Yu-Guang Chen	77



70 mm (1)	Placement	
Q14	. Internal power =	
	Switching power =	
	Leakage power =	
	Are the answers of Q12 and Q14 different?_	
(icc_	shell> report_power)	
	2022/6/2 Andy Yu-Guang Chen 79	



