

### EE6094 CAD for VLSI Design





# Hardware Trojan Detection With VCS & Verdi

Andy, Yu-Guang Chen
Assistant Professor, Department of EE
National Central University
andyygchen@ee.ncu.edu.tw
Slides Credit: TA李宗穎



Andy Yu-Guang Chen





### Outline

- ◆ Verilog with VCS & Verdi
- **◆**Examples







#### **♦**Source

➤ Step1: Key in the following source commands. source /usr/cad/synopsys/CIC/customexplorer.cshrc source /usr/cad/cadence/CIC/incisiv.cshrc source /usr/cad/synopsys/CIC/verdi.cshrc source /usr/cad/synopsys/CIC/synthesis.cshrc source /usr/cad/synopsys/CIC/vcs.cshrc

```
[109521121@eda359_forclass ~]$ source /usr/cad/synopsys/CIC/customexplorer.cshrc
[109521121@eda359_forclass ~]$ source /usr/cad/cadence/CIC/incisiv.cshrc
[109521121@eda359_forclass ~]$ source /usr/cad/synopsys/CIC/verdi.cshrc
[109521121@eda359_forclass ~]$ source /usr/cad/synopsys/CIC/synthesis.cshrc
Platform = amd64
[109521121@eda359_forclass ~]$ source /usr/cad/synopsys/CIC/vcs.cshrc
```







#### **♦**VCS & Verdi

➤ Step2: Annotate FSDB-related syntax

```
17 initial
18 begin
19
      /*$fsdbDumpfile("Finite_State_Machine.fsdb");
20
    $fsdbDumpvars(0,Finite State Machine tb);*/
21
      #0 reset=1'b1; clk=1'b0; in=1'b1;
22
23
      #1 reset=1'b0;
      #1 reset=1'b1;
24
25
     #8 in=1'b0;
     #10 in=1'b0;
26
          in=1'b1:
27
      #10
      #10
          in=1'b1;
28
29
      #10
          in=1'b0;
      #10
          in=1'b1;
30
          in=1'b0:
31
      #10
32
      #10 $finish;
33
34 end
```







#### **♦**VCS & Verdi

> Step3: Key in the following commands.

```
vcs -full64 ***.v ***_tb.v -cm line+fsm+tgl+branch ./simv -cm line+fsm+tgl+branch verdi -cov -covdir simv.vdb
```

```
[ncu109521121@camel Full_Adder]$ vcs -full64 Full_Adder.v Full_Adder_tb_full.v -cm line+cond+fsm+tgl+branch
[ncu109521121@camel Full_Adder]$ ./simv -cm line+cond+fsm+tgl+branch
[ncu109521121@camel Full_Adder]$ verdi -cov -covdir simv.vdb
```







### **♦**The types of code coverage

- ➤ Line Coverage
  - This gives an indication of how many lines are covered in the simulation
  - This is important in all kinds of design and has to be 100% for verification closure.
- > FSM Coverage
  - FSM coverage reports, whether the simulation run could reach all of the states and cover all possible transitions or arcs in a given state machine.







### **♦**The types of code coverage

- > Toggle Coverage
  - Toggle coverage gives a report that how many times signals and ports are toggled during a simulation run.
  - Signal: 1->0 0->1
- > Branch Coverage
  - In Branch coverage or Decision coverage reports, conditions like ifelse, case and the ternary operator (?:) statements are evaluated in both true and false cases.







### **♦**The types of code coverage

- > Toggle Coverage
  - Toggle coverage gives a report that how many times signals and ports are toggled during a simulation run.
  - Signal: 1->0 0->1
- > Branch Coverage
  - In Branch coverage or Decision coverage reports, conditions like ifelse, case and the ternary operator (?: ) statements are evaluated in both true and false cases.







#### **♦**Reference

- ➤ Code Coverage Fundamentals
- https://vlsi.pro/code-coverage-fundamentals/







### Outline


- ◆ Verilog with VCS & Verdi
- **◆**Examples







- **♦Full Adder** 
  - > Non Full Condition










- **♦Full Adder** 
  - > Full Condition










#### **♦** Finite State Machine


#### > Non Full Condition







- **♦**Finite State Machine
  - > Full Condition










- **♦**Finite State Machine
  - > Full Condition







### Thank You.

