


## EE6083 VLSI Testing—Homework 3

## 1. Signature Analysis

Suppose that a modular LFSR with a characteristic polynomial  $1+X+X^4$  is used as a signature analyzer for the circuit under test shown below. Please complete the following questions.

- Use Verilog code to realize the LFSR and simulate the signature of the good circuit. (4 points)
- Let line a have an SA0. Simulate the signature if the test sequence is 1,2,3,...,15. (2 points)



## 2. Syndrome Compaction

For the circuit shown below, use the stuck-at test given and find the signature of the good circuit if the time compaction used (a) Parity testing; and (2) one's count. For each scheme, list the undetected faults and explain why they were not detected. (4 points)

