Please sign in to comment.
- Loading branch information
|@@ -0,0 +1,6 @@|
|Significant contributions by: https://github.com/lakshmi-sundar|
|* Implemented a layered verification model for LC3 microcontroller in SystemVerilog, including sequencer, driver, monitor, and environment|
|* The package included a coverage plan and several test cases for functional completeness and correctness|