Skip to content

u7karsh/cnn_ece564

Repository files navigation

cnn_ece564

A synthesizable Verilog design for two staged simplified convolutional neural network arithmetic. System generates 8 output vectors which can be used to classify objects.

  • Two parametrized architectures are developed with one being throughput oriented and other being minimal area oriented.

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published