Skip to content
No description, website, or topics provided.
Branch: master
Clone or download
Latest commit a9cff29 Jun 2, 2018
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
netlist Added synthesized netlist for 2 configs Oct 27, 2017
MyDesign.v
README.md Create README.md Jun 2, 2018
cnn.v All parameters working with no critical warning Oct 27, 2017
controller.v All parameters working with no critical warning Oct 27, 2017
dummy.v Initial commit of files Oct 22, 2017
ece564_project_tb_top.v All parameters working with no critical warning Oct 27, 2017
golden.trc
quadrant.v
register_file_9x16.v Working project Oct 22, 2017
sr_siso9.v Added ARCH_SELECTOR with 2 architectures (simple and max throughput) Oct 25, 2017
sram.v
tb.v Initial commit of files Oct 22, 2017

README.md

cnn_ece564

A synthesizable Verilog design for two staged simplified convolutional neural network arithmetic. System generates 8 output vectors which can be used to classify objects.

  • Two parametrized architectures are developed with one being throughput oriented and other being minimal area oriented.
You can’t perform that action at this time.