Skip to content
No description, website, or topics provided.
Verilog Coq
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
netlist
MyDesign.v
README.md
cnn.v
controller.v
dummy.v
ece564_project_tb_top.v
golden.trc
quadrant.v
register_file_9x16.v
sr_siso9.v
sram.v
tb.v

README.md

cnn_ece564

A synthesizable Verilog design for two staged simplified convolutional neural network arithmetic. System generates 8 output vectors which can be used to classify objects.

  • Two parametrized architectures are developed with one being throughput oriented and other being minimal area oriented.
You can’t perform that action at this time.