Skip to content
Branch: master
Find file Copy path
Find file Copy path
Fetching contributors…
Cannot retrieve contributors at this time
7 lines (4 sloc) 308 Bytes


A synthesizable Verilog design for two staged simplified convolutional neural network arithmetic. System generates 8 output vectors which can be used to classify objects.

  • Two parametrized architectures are developed with one being throughput oriented and other being minimal area oriented.
You can’t perform that action at this time.