Skip to content
Block or report user

Report or block uXeBoy

Hide content and notifications from this user.

Contact Support about this user’s behavior.

Report abuse
  • Adelaide, South Australia


  1. VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!)

    Verilog 8 2

  2. This is a modification of the Arduboy2 library, made to work with the watchX.


92 contributions in the last year

Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Mon Wed Fri

Contribution activity

March 2019

uXeBoy has no activity yet for this period.

February 2019

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.