

# **Revision History**

## 512K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision No	History	Date	Remark
1.0	Initial Issue	August 2010	Preliminary
2.0	tDW updated to 25ns	October 2012	
3.0	Update USA HQ moved - change of address	September 2014	



#### **FEATURES**

Process Technology: 0.15μm Full CMOS

• Organization: 512K x 16 bit

Power Supply Voltage: 2.7V ~ 3.6V

Low Data Retention Voltage: 1.5V(Min.)

Three state output and TTL Compatible

• Package Type: 44pin TSOP2

singlle CS – A6 is NC

· All parts are ROHS Compliant

#### **GENERAL DESCRIPTION**


The AS6C8016A families are fabricated by advanced full CMOS process technology. The families support industrial temperature range and Chip Scale Package for user flexibility of system design. The families also support low data retention voltage for battery back- up operation with low data retention current.

#### PRODUCT FAMILY

Draduot	Operating	Vcc		Power Dis	DKC		
Product Family	Operating Temperature	Range	Speed	Standby (I <sub>SB1</sub> , Typ.)	Operating (I <sub>CC1</sub> .Max.)	PKG Type	
AS6C8016A-55ZIN	Industrial (-40 ~ 85°C)	2.7 ~ 3.6 V	55 ns	2 μA <sup>1)</sup>	4 mA	44-TSOP2	

Typical values are measured at Vcc=3.3V,  $T_A$ =25°C and not 100% tested.

## **FUNCTIONAL BLOCK DIAGRAM**



Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211


Alliance Memory Inc. reserves the right to change products or specification without notice.



## **PIN CONFIGURATIONS**

44PIN TSOP2: Top view-single CS - A6 is NC

44 - TSOP2: Top view



## **PIN DESCRIPTION**

Name	Function	Name	Function
CS	Chip Select input	V <sub>CC</sub>	Power Supply
ŌĒ	Output Enable input	V <sub>SS</sub>	Ground
WE	Write Enable input	ŪB	Upper Byte (DQ8~DQ15)
A0~A18	Address inputs	LВ	Lower Byte (DQ0~DQ7)
DQ0~DQ15	Data inputs/outputs	NC	No Connection

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211



# ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.2 to 4.0	V
Voltage on Vcc supply relative to Vss	V <sub>CC</sub>	-0.2 to 4.0	V
Power Dissipation	P <sub>D</sub>	1.0	W
Operating Temperature	T <sub>A</sub>	-40 to 85	°С

<sup>1.</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **FUNCTIONAL DESCRIPTION**

CS	OE	WE	LB	UB	DQ0~7	DQ8~15	Mode	Power
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected	Stand by
Х	X	X	Н	Н	High-Z	High-Z	Deselected	Stand by
L	Н	Н	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Χ	L	High-Z	High-Z	Output Disabled	Active
L	L	Н	L	Н	Data Out	High-Z	Lower Byte Read	Active
L	L	Н	Н	L	High-Z	Data Out	Upper Byte Read	Active
L	L	Н	L	L	Data Out	Data Out	Word Read	Active
L	Х	L	L	Н	Data In	High-Z	Lower Byte Write	Active
L	Х	L	Н	L	High-Z	Data In	Upper Byte Write	Active
L	Х	L	L	L	Data In	Data In	Word Write	Active

NOTE: X means don't care. (Must be low or high state)

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211



# **RECOMMENDED DC OPERATING CONDITIONS 1)**

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>CC</sub>	2.7	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	V
Input high voltage	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> + 0.2 <sup>2)</sup>	V
Input low voltage	V <sub>IL</sub>	-0.2 <sup>3)</sup>	-	0.6	V

- 1. TA= -40 to 85°C, otherwise specified
- 2. Overshoot: VCC +2.0 V in case of pulse width < 20ns
- 3. Undershoot: -2.0 V in case of pulse width < 20ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

# **CAPACITANCE**<sup>1)</sup> (f =1MHz, $T_A$ =25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	8	pF
Input/Output capacitance	C <sub>IO</sub>	V <sub>IO</sub> =0V	-	10	pF

<sup>1.</sup> Capacitance is sampled, not 100% tested

#### DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>		-1	-	1	μА
Output leakage current	I <sub>LO</sub>	CS=V <sub>IH</sub> or OE=V <sub>IH</sub> or WE=V <sub>IL</sub> or LB=UB=V <sub>IH</sub> V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>		-1	-	1	μА
Operating power supply	I <sub>CC</sub>	$I_{IO}$ =0mA, $\overline{CS}$ = $V_{IL}$ , $\overline{WE}$ = $V_{IH}$ , $V_{IN}$ = $V_{IH}$ or $V_{IL}$		-	-	2	mA
Average operating	I <sub>CC1</sub>			-	-	4	mA
current		Cycle time = Min, I <sub>IO</sub> =0mA, 100% duty,					
	I <sub>CC2</sub>	CS=V <sub>IL</sub> , LB=V <sub>IL</sub> or/and UB=V <sub>IL</sub>	55ns	-	-	35	mA
		V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>					
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA		-	-	0.4	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA		2.4	-	-	V
Standby Current (TTL)	I <sub>SB</sub>	CS =V <sub>IH</sub> , Other inputs=V <sub>IH</sub> or V <sub>IL</sub>		-	-	0.5	mA
Standby Current (CMOS)	I <sub>SB1</sub>	$\overline{\text{CS}} > \text{V}_{\text{CC}} - 0.2\text{V},$ Other inputs = $0 \sim \text{V}_{\text{CC}}$ (Typ. condition : $\text{V}_{\text{CC}} = 3.3\text{V} \otimes 25^{\circ}\text{C}$ ) (Max. condition : $\text{V}_{\text{CC}} = 3.6\text{V} \otimes 85^{\circ}\text{C}$ )	LF	-	2 1)	15	μА


<sup>1.</sup> Typical values are measured at Vcc=3.3V,  $T_A\!=\!25^{\circ}\text{C}$  and not 100% tested.

Alliance Memory Inc. reserves the right to change products or specification without notice.

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211







## **AC OPERATING CONDITIONS**

Test Conditions (Test Load and Test Input/Output Reference)

Input Pulse Level: 0.4 to 2.4V Input Rise and Fall Time: 5ns

Input and Output reference Voltage: 1.5V

Output Load (See right): CL<sup>1)</sup> = 100pF+ 1 TTL (70nsec)


 $CL^{1)} = 30pF + 1 TTL (45ns/55ns)$ 

1. Including scope and Jig capacitance

2.  $R_1 = 3070\Omega$ ,  $R_2 = 3150\Omega$ 

3. V<sub>TM</sub>=2.8V

4. CL = 5pF + 1 TTL (measurement with  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{OLZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$ )



# **READ CYCLE** ( $V_{cc} = 2.7 \text{ to } 3.6 \text{V}$ , Gnd = 0V, $T_A = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$ )

, 55				,
Downwater	Symbol	55	l lmi4	
Parameter	Symbol	Min	Max	Unit
Read cycle time	t <sub>RC</sub>	55	-	ns
Address access time	t <sub>AA</sub>	-	55	ns
Chip select to output	t <sub>CO</sub>	-	55	ns
Output enable to valid output	t <sub>OE</sub>	-	35	ns
UB, LB access time	t <sub>BA</sub>		55	ns
Chip select to low-Z output	<b>t</b> <sub>LZ</sub>	5	-	ns
UB, LB enable to low-Z output	<b>t</b> <sub>BLZ</sub>	5	-	ns
Output enable to low-Z output	t <sub>OLZ</sub>	5	-	ns
Chip disable to high-Z output	<b>t</b> <sub>HZ</sub>	0	20	ns
UB, LB disable to how-Z output	<b>t</b> <sub>BHZ</sub>	0	20	ns
Output disable to high-Z output	t <sub>OHZ</sub>	0	20	ns
Output hold from address change	t <sub>OH</sub>	10	-	ns

# **WRITE CYCLE** ( $V_{cc} = 2.7 \text{ to } 3.6 \text{V}$ , Gnd = 0V, $T_A = -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C}$ )

Down atom	Symbol	55	Unit	
Parameter	Syllibol	Min	Max	Oilit
Write cycle time	t <sub>WC</sub>	55	-	ns
Chip select to end of write	t <sub>CW</sub>	45	-	ns
Address setup time	<b>t</b> <sub>As</sub>	0	-	ns
Address valid to end of write	t <sub>AW</sub>	45	-	ns
UB, LB valid to end of write	t <sub>BW</sub>	45	-	ns
Write pulse width	t <sub>WP</sub>	45	-	ns
Write recovery time	t <sub>WR</sub>	0	-	ns
Write to output high-Z	t <sub>WHZ</sub>	0	20	ns
Data to write time overlap	<b>t</b> <sub>DW</sub>	25		ns
Data hold from write time	t <sub>DH</sub>	0	-	ns
End write to output low-Z	t <sub>OW</sub>	5		ns

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070


TEL: (650) 610-6800 FAX: (650) 620-9211

**Alliance Memory Inc.** reserves the right to change products or specification without notice.




#### TIMING DIAGRAMS

## TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled, CS=OE=V<sub>IL</sub>, UB or/and LB=V<sub>IL</sub>)



#### TIMING WAVEFORM OF READ CYCLE(2) $(\overline{WE} = V_{IH})$



#### NOTES (READ CYCLE)

- $1.t_{HZ}$  and  $t_{OHZ}$  are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2.At any given temperature and voltage condition,  $t_{HZ}(Max.)$  is less than  $t_{LZ}(Min.)$  both for a given device and from device to device interconnection.


Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211


**Alliance Memory Inc.** reserves the right to change products or specification without notice.



## TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



# TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)




Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211

Alliance Memory Inc. reserves the right to change products or specification without notice.



## TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)



#### NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(t<sub>WP</sub>) of low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS}$  goes high and  $\overline{WE}$  goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 2. t<sub>CW</sub> is measured from the  $\overline{\text{CS}}$  going low to end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 4.  $t_{WR}$  is measured from the end or write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

Alliance Memory Inc. reserves the right to change products or specification without notice.

TEL: (650) 610-6800 FAX: (650) 620-9211




Low Power, 512Kx16 SRAM

## **DATA RETENTION CHARACTERISTICS**

Parameter Symbol Test Condition		Min	Тур	Max	Unit	
V <sub>CC</sub> for Data Retention	<b>V</b> <sub>DR</sub>	I <sub>SB1</sub> Test Condition (Chip Disabled) <sup>1)</sup>	1.5	-	3.6	V
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> =1.5V, I <sub>SB1</sub> Test Condition (Chip Disabled) <sup>1)</sup>	-	-	4	μА
Chip Deselect to Data Retention Time	t <sub>SDR</sub>	See data retention wave form	0	-	-	no
Operation Recovery Time	t <sub>RDR</sub>	See data retention wave form	t <sub>RC</sub>	-	-	ns

#### NOTES

## **DATA RETENTION WAVE FORM**



Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211

 $\textbf{Alliance Memory Inc.} \ reserves \ the \ right \ to \ change \ products \ or \ specification \ without \ notice.$ 


<sup>1.</sup> See the  $\ensuremath{I_{SB1}}$  measurement condition of datasheet page 5.



# PACKAGE DIMENSION

44 - TSOP2 (0.8mm pin pitch)

Unit: millimeters / inches



Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211



# **ORDERING INFORMATION**

Alliance Part no	Organization	Vcc Range	Package	Operating Temp	Speed ns
AS6C8016A-55ZIN - Tray	512K x 16	2.7V – 3.6V	44 PIN TSOP2 (0.8MM PIN PITCH)	-40°C~85°C	55
AS6C8016A-55ZINTR – Tape & Reel	512K x 16	2.7V – 3.6V	44 PIN TSOP2 (0.8MM PIN PITCH)	-40°C~85°C	55

## **PART NUMBERING SYSTEM**

AS6C	8016	A	-55	Z	_	N
LOW POWER	<b>DEVICE NUMBER</b>	Device	Access		Temperature	N = Lead Free
SRAM	80 = 8M	revision or	Time		range:	ROHS
PREFIX	16 = by 16	sub-contract		44 PIN TSOP2	I = Industrial	Compliant
		Wafer build		(0.8MM	(-40°C to 85°C)	Part
		supplier		PIN PITCH)		
		identification		·		

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Alliance Memory:

AS6C8016A-55ZIN AS6C8016A-55ZINTR