Gowin PicoRV32 Hardware Design

Reference Manual

IPUG914-1.3E, 07/16/2021

Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Versio	Description
01/06/2020	1.0E	Initial version published.
03/12/2020	1.1E	● MCU supports GPIO of Wishbone bus interface; ● MCU supports extension AHB bus interface; ● MCU supports off-chip SPI-Flash download and startup; ● MCU supports the read, write and erasure SPI-Flash; ● MCU supports Hardware Stack Protection and Trap Stack Overflow.
06/01/2020	1.2E	● MCU on-line debug function supported; ● MCU core interrupt handler function enhanced; ● MCU core instruction optimized.
07/16/2021	1.3E	● The synthesis tool, SynplifyPro, deleted; ● The version of FPGA software updated.

Contents

List of Figures

List of Tables

1 Hardware Architecture

1.1 System Architecture

Gowin_PicoRV32 includes PicoRV32 core, instruction memory ITCM, data memory DTCM, simple UART, AHB bus extension interface, Wishbone bus and peripherals, as shown in Figure 1-1.

Figure 1-1 System Architecture



- Gowin PicoRV32 CORE is a microcontroller core with 32-bit RISC-V instruction architecture;
- ITCM is instruction memory;
- DTCM is data memory;
- Simple UART is a configurable simple UART;
- OPEN AHB INTERFACE is the AHB bus extension interface for users to connect peripherals;
- Wishbone Bus connects PicoRV32 Core and peripherals of Wishbone

Bus interface which includes UART, I2C Master, SPI Master, SPI Slave, GPIO, ADV SPI-Flash and Wishbone Bus extension interfaces.

1.2 System Feature

Gowin_PicoRV32 includes two sub-systems:

- The PicoRV32 core subsystem includes the microcontroller core, instruction memory, data memory, a configurable simple UART and AHB bus extension interface;
- Wishbone bus and peripheral subsystem of Wishbone bus interface.

1.2.1 PicoRV32 Core Subsystem

Processor Core

- Risc-V architecture of 32-bit integer instruction set;
- Configurable RISC-V32M multiplication/division instruction set extension and configurable RISC-V32C compression instruction set extension;
- Configurable SPI FLASH interface supporting off-chip SPI-Flash downloading and startup;
- Built-in interrupt processor module with customized interrupt management instructions, supporting 32 interrupt source management. Interrupt priority can be controlled by software;
- Built-in 32-bit timer module with custom timer operation instructions;
- Built-in debug module supporting on-line debug function;
- Big/low endian formats: RISC-V standard only supports low-endian;
- Supports Trap Stack Overflow.

Memory

- ITCM: instruction memory. The size can be configured: 8/16/32/64/128/256KB. The data and instruction is low endian;
- DTCM: Data memory. The size can be configured: 8/16/32/64/128/256KB. The data and instruction is low endian. It supports Hardware Stack Protection.

Simple UART

- Simple UART, serial communication interface.
- Use very few logical resources.

OPEN AHB INTERFACE

- AHB bus extension interface
- Users can extend to connect customized AHB bus interface peripherals.

1.2.2 Wishbone Bus Sub-system

Wishbone Bus subsystem includes UART, I2C Master, SPI Master, SPI Slave, GPIO, ADV SPI Flash and Wishbone bus extension interfaces.

1.3 System Port Definition

The definition of Gowin_PicoRV32 Ports is as shown in Table 1-1.

Table 1-1 Definition of System Ports

Name	I/O	Data Width	Description	Module
clk_in	in	1	System clock signal	-
resetn_in	in	1	System reset signal	-
irq_in	in	12	External Interrupt Input signal	OPEN WB INTERFACE and OPEN AHB INTERFACE
jtag_TDI	in	1	JTAG data input signal	Debug
jtag_TCK	in	1	JTAG clock input signal	
jtag_TMS	in	1	JTAG mode selection signal	
jtag_TDO	out	1	JTAG data output signal	
ser_tx	out	1	Output signal of Simple UART	Simple UART
ser_rx	in	1	Input signal of Simple UART	
gpio_io	inout	32	Input and output signal of Wishbone GPIO	WB GPIO
wbuart_tx	out	1	Output signal of Wishbone UART	WB UART
wbuart_rx	in	1	Input signal of Wishbone UART	
wbi2c_sda	inout	1	Data signal of Wishbone I2C Master	WB I2C Master
wbi2c_scl	inout	1	Clock signal of Wishbone I2C Master	
wbspi_master_miso	in	1	MISO signal of Wishbone SPI Master	WB SPI Master
wbspi_master_mosi	out	1	MISO signal of Wishbone SPI Master	
wbspi_master_ssn	out		SLAVE selected signal of Wishbone SPI Master Each Slave corresponds to 1 bit, up to 8 bits	
wbspi_master_sclk	out	1	Clock signal of Wishbone SPI Master	
wbspi_slave_miso	out	1	MISO signal of Wishbone SPI Slave	WB SPI Slave
wbspi_slave_mosi	in	1	MISO signal of Wishbone SPI Slave	
wbspi_slave_ssn	in	1	SLAVE selected signal of Wishbone SPI Slave	
wbspi_slave_sclk	in	1	Clock signal of Wishbone SPI Slave	

Name	I/O	Data Width	Description	Module
io_spi_clk	inout	1	Clock signal of ADV SPI-Flash	ADV SPI-Flash
io_spi_csn	inout	1	Chip selected signal of ADV SPI-Flash	
io_spi_mosi	inout	1	MOSI signal of ADV SPI-Flash	
io_spi_miso	inout	1	MISO signal of ADV SPI-Flash	
slv_ext_stb_o	out	1	strb signal of Wishbone bus extension interface	OPEN WB INTERFACE
slv_ext_we_o	out	1	Write operation signal of Wishbone bus extension interface	
slv_ext_cyc_o	out	1	cyc signal of Wishbone bus extension interface	
slv_ext_ack_i	in	1	ack signal of Wishbone bus extension interface	
slv_ext_adr_o	out	32	Address signal of Wishbone bus extension interface	
slv_ext_wdata_o	out	32	Write data signal of Wishbone bus extension interface	
slv_ext_rdata_i	in	32	Read data signal of Wishbone bus extension interface	
slv_ext_sel_o	out	4	Byte selection signal of Wishbone bus extension interface	
hrdata	in	32	Read data signal of AHB bus extension interface	OPEN AHB INTERFACE
hresp	in	2	Bus transmission status signal of AHB bus extension interface	
hready	in	1	Ready signal of AHB bus extension interface	
haddr	out	32	Address signal of AHB bus extension interface	
hwrite	out	1	Read and Write I/O signal of AHB bus extension interface	
hsize	out	3	Transmission data size signal of AHB bus extension interface	
hburst	out	3	Transmission Burst signal of AHB bus extension interface	
hwdata	out	32	Write data signal of AHB	

Name	I/O	Data Width	Description	Module
			bus extension interface	
hsel	out	1	Chip selected signal of AHB bus extension interface	
htrans	out	2	Transmission Type signal of AHB bus extension interface	

1.4 System Resource Statistics

The system resource statistics of Gowin_PicoRV32 Ports is as shown in Table 1-2.

Table 1-2 System Resource Statistics

Resources / Configuration	LUTs	Registers	BSRAMs	DSP Macros
PicoRV32 CORE Minimum and No Peripherals	2764	1833	8	0
PicoRV32 CORE Maximum and No Peripherals	6210	3477	32	2
PicoRV32 CORE Default and No Peripherals	5321	3173	32	2
PicoRV32 CORE Default and Peripherals(UART/GPIO/I2C)	6804	4228	32	2
PicoRV32 CORE Default and All Peripherals Default	8330	5070	32	2
PicoRV32 CORE Maximum and All Peripherals Maximum	8594	5278	32	2

2 Hardware Design Flow

2.1 Hardware Environment

- DK-START-GW2A18 V2.0

  GW2A-LV18PG256C8/I7
- DK-START-GW1N9 V1.1
  GW1N-LV9LQ144C6/I5
- DK-START-GW2A55 V1.3

  GW2A-LV55PG484C8/I7
- DK-START-GW2AR18 V1.1
  GW2AR-LV18ELQ144PC6/I5

2.2 Software Environment

Gowin_V1.9.8 Beta and above

2.3 Softcore Generator

Gowin Software provides a soft core generator, IP Core Generator. It can be used to configure and generate Gowin_PicoRV32 hardware designs.

2.4 Download Software

Gowin_PicoRV32 supports the download of the bitstream files in hardware design with the download tool, Programmer.

For the usage of Gowin Programmer, please see SUG502, *Gowin Programmer User Guide*.

2.5 Design Flow

Gowin_PicoRV32 hardware design flow is as follows:

1. Configure Gowin_PicoRV32 in the IP Core Generator soft Core Generator according to the user's design requirements.

   Note!

   If you need to support customized peripherals through Wishbone bus extension interface or AHB bus extension interface, enable “OPEN WB INTERFACE” or “OPEN AHB INTERFACE”, and disable "Use Gowin PicoRV32 as top module".

2. After Gowin_PicoRV32 configuration, it can generate Gowin_PicoRV32 hardware design.
3. Instantiate Gowin_EMPU_M1 Top Module, import user designs, and connect user designs with Gowin_EMPU_M1 Top Module;
4. Add physical and timing Constraints;
5. Use GowinSynthesis® to synthesis and generate the netlist file;
6. Run Place & Route to generate the bitstream files in hardware design;
7. Use Programmer to download the bitstream files in hardware design to GW1N-9/GW1N-9C/GW1NR-9/GW1NR-9C/GW2AN-9X/GW2A-18/GW2A-18C/GW2AR-18/GW2AR-18C/GW2ANR-18C/GW2AN-18X/GW2A-55/GW2A-55C/GW2AN-55C.

3 Project Template

3.1 Project Creation

3.1.1 Create a New Project

Double click to open the Gowin Software. Click "File > New… > FPGA Design Project" on the menu bar, as shown in Figure 3-1.

Figure 3-1 Creat a FPGA Design Project



3.1.2 Set Project Name and Path

Enter the project name and select the project path, as shown in Figure 3-2.

Figure 3-2 Set Project Name and Path



3.1.3 Select Device

Select “Series”, “Device", "Package", "Speed" and "Part Number", as shown in Figure 3-3.

Take reference design in SDK for an instance. The device configurations are as follows.

- Series: GW2A
- Device: GW2A-18C
- Package: PBGA256
- Speed: C8/I7
- Part Number: GW2A-LV18PG256C8/I7

Figure 3-3 Select Device



3.1.4 Project Creation Completed

As shown in Figure 3-4, new project creating is completed.

Figure 3-4 Complete Project Creating



3.2 Hardware Design

Use IP Core Generator to generate Gowin_PicoRV32 hardware designs.

Select "Tools > IP Core Generator" in the menu bar or “ ” in the tool bar to open the IP Core Generator.

Select “Soft IP Core > Microprocessor System > Soft-Core-MCU > Gowin_PicoRV32 1.2”, as shown in Figure 3-5.

Figure 3-5 Select Gowin_PicoRV32



Double click to open Gowin_PicoRV32 including the Gowin PicoRV32 core subsystem and Wishbone Bus subsystem. Gowin_PicoRV32 configuration options are as shown in Figure 3-6.

If the module configuration is enabled, the module is green.

Figure 3-6 Gowin_PicoRV32 Configuration Options



3.2.1 Hardware Desgin of PicoRV32 Core Subsystem

Gowin PicoRV32 IP CORE Configuration

Double-click on Gowin PicoRV32 CORE to open the configuration view of Gowin PicoRV32 CORE, as shown in Figure 3-7.

Figure 3-7 Gowin PicoRV32 IP CORE Configuration Options



Gowin PicoRV32 CORE hardware design configuration is as shown in Table 3-1.

Table 3-1 Gowin PicoRV32 IP CORE Configuration Option

Options	Description
Support RV32C Extends	Select whether to support RISC-V compression instruction set extension, support by default.
Support RV32M Extends	Select whether to support RISC-V multiplication/division instruction set extension, support by default.
Enable Interrupts	Select whether to support interrupt control, support by default.
Enable Timer	Select whether to support timer, support by default.
Enable Counters	Select whether to support for counter instruction of RDCYCLE[H]/RDTIME[H]/RDINSTRET[H], support by default.
Two Stage Shift	Select whether to support two stage shift (if so, you can speed up the shift operation, but the logical resource usage will increase), support by default.
Two Cycle Compare	Select whether to support two cycle Compare. (if so, you can shorten the length of the data path and improve timing quality, but the Compare instruction is executed, thus adding one clock cycle, does not support by default.
Two Cycle ALU	Choose whether to support two cycle ALU. (if so, you can shorten the length of the data path and improve timing quality, but the ALU instruction is executed, thus adding one clock cycle, does not support by default.
Barrel Shifter	Select whether to support Barrel Shifter, does not support by default.
Catch Misalign	Select whether to enter the TRAP and stop running if address misalignment occurs during memory access, support by default.
Catch illegal Instruction	Select whether to enter the TRAP and stop running while executing an illegal instruction, support by default.
Trap Stack Overflow	Select whether to support trap stack overflow, does not support by default.
Enable Debug	Select whether to support on-line debug, support by default.

ITCM Configuration

Double click ITCM to open the configuration view, as shown in Figure 3-8. You can configure ITCM Size, ITCM three methods of boot mode, and ITCM Initialization File on this view.

Figure 3-8 ITCM Configuration Options



- ITCM Size
  - It can be configured 8KB, 16KB, 32KB, 64KB, 128KB, or 256KB;
  - For GW1N-9/GW1NR-9/GW1N-9C/GW1NR-9C/GW2AN-9X, the maximum ITCM Size is 64KB. The default is 16KB;
  - For GW2A-18/GW2A-18C/GW2AR-18/GW2AR-18C/GW2ANR-18C/GW2AN-18X, the maximum ITCM Size is 64KB. The default is 32KB;
  - For GW2A-55/GW2A-55C/GW2AN-55C, the maximum ITCM Size is 256KB. The default is 64KB;
- Boot Mode
  - MCU boot from off-chip SPI Flash and run in ITCM;
  - MCU boot and run in off-chip SPI Flash;
  - MCU boot and run in ITCM.

Note!

- If you choose MCU boot and run in ITCM, import the ITCM Initialization File (Gowin_PicoRV32 software programming design ram32.hex) in the ITCM Initialization File.
- The path that ITCM Initialization File is imported cannot contain numbers or escape characters such as \n and \t.

DTCM Configuration

Double click DTCM to open the DTCM configuration view, as shown in Figure 3-9. You can configure DTCM Size, Hardware Stack Protection, and Hardware Stack Protection Value on this view.

Figure 3-9 DTCM Configuration Options



- DTCM Size
  - It can be configured 8KB, 16KB, 32KB, 64KB, 128KB, or 256KB;
  - For GW1N-9/GW1NR-9/GW1N-9C/GW1NR-9C/GW2AN-9X, the maximum DTCM Size is 64KB. The default is 16KB;
  - For GW2A-18/GW2A-18C/GW2AR-18/GW2AR-18C/GW2ANR-18C/GW2AN-18X, the maximum DTCM Size is 64KB. The default is 32KB;
  - For GW2A-55/GW2A-55C/GW2AN-55C, the maximum DTCM Size is 256KB. The default is 64KB;
- Hardware Stack Protection
  - If enable Enable Hardware Stack Protection, Gowin_PicoRV32 supports DTCM hardware stack protection.
  - The value of hardware stack protection is smaller than DTCM Size.

ITCM and DTCM Configuration Limitations

- For GW1N-9/GW1NR-9/GW1N-9C/GW1NR-9C/GW2AN-9X, ITCM or DTCM can be configured up to 32KB. If ITCM or DTCM has been configured to 64KB, the other can only be configured up to 16KB;
- For GW2A-18/GW2A-18C/GW2AR-18/GW2AR-18C/GW2ANR-18C/GW2AN-18X, ITCM or DTCM can be configured up to 64KB. If ITCM or DTCM has been configured to 64KB, the other can only be configured up to 16KB;
- For GW2A-55/GW2A-55C/GW2AN-55C, ITCM or DTCM can be configured up to 256KB. If ITCM or DTCM has been configured to 32KB, the other can only be configured up to 16KB;

Simple UART Configuration

Double click Simple UART to open the Simple UART configuration view, as shown in Figure 3-10. You can configure whether to enable Simple UART or not.

If "Enable Simple UART" is selected, Gowin_PicoRV32 supports Simple UART. Simple UART is supported by default.

Figure 3-10 Simple UART Configuration Options



OPEN AHB INTERFACE Configuration Options

Double click “OPEN AHB INTERFACE” to open the configuration view of “OPEN AHB INTERFACE”, as shown in Figure 3-11.

- Disable by default If "Enable Open AHB Interface” is selected, Gowin_PicoRV32 supports “OPEN AHB INTERFACE”. You can connect peripherals used to extend AHB bus interface on this interface;
- There are 12 external interrupt signals irq_in[31:20] reserved for peripherals.

Figure 3-11 OPEN AHB INTERFACE Configuration Options



3.2.2 Hardware Design of Wishbone Bus Sub-system

Wishbone Bus subsystem can be configured to support peripherals, including WB UART, WB I2C Master, WB SPI Master, WB SPI Slave, WB GPIO, ADV SPI-Flash, and OPEN WB INTERFACE.

Configuration options of Wishbone Bus Sub-system is as described in Table 3-2.

Table 3-2 Wishbone Bus Sub-system Configuration Options

Options	Description
Enable Wishbone UART	Enable WB UART, disabled by default
Enable Wishbone I2C Master	Enable WB I2C Master, disabled by default
Enable Wishbone SPI Master	Enable WB SPI Master, disabled by default
Enable Wishbone SPI Slave	Enable WB SPI Slave, disabled by default
Enable Wishbone GPIO	Enable WB GPIO, disabled by default
Enable ADV SPI-Flash	Enable ADV SPI-Flash, disabled by default
Enable Open Wishbone Interface	Enable OPEN WB INTERFACE, disabled by default

WB UART Configuration Options

Double-click on WB UART to open the configuration view of Wishbone UART, as shown in Figure 3-12.

Wishbone UART is disabled by default. If "Enable Wishbone UART" is selected, Gowin_PicoRV32 supports Wishbone UART.

Figure 3-12 WB UART Configuration Options



WB I2C Master Configuration Options

Double-click on WB I2C Master to open the configuration view of Wishbone I2C Master, as shown in Figure 3-13；

Wishbone I2C Master is disabled by default. If "Enable Wishbone I2C Master" is selected, Gowin_PicoRV32 supports Wishbone I2C Master.

Figure 3-13 WB I2C Master Configuration Options



WB SPI Master Configuration Options

Double-click on WB SPI Master to open the configuration view of Wishbone SPI Master, as shown in Figure 3-14 .

Figure 3-14 WB SPI Master Configuration Options



- Wishbone SPI Master is disabled by default. If “Enable Wishbone SPI Master” is selected, Gowin_PicoRV32 supports Wishbone SPI Master.
- If you select “Enable Wishbone SPI Master”, Wishbone SPI Master parameters can be configured, as shown in Table 3-3.

Table 3-3 WB SPI Master Parameter Configuration Options

Parameter	Description
Shift direction	Specify data shift direction: When the value is 0, the Most Significant Bit (MSB) of data is shiftted first. When the value is 1, the Least Significant Bit (MSB) of data is shiftted first.

Parameter	Description
Clock phase	Specify clock phase of WB SPI Master: When the value is 0, the data is valid on the first edge of the SCLK When the value is 1, the data is valid on the second edge of the SCLK
Clock polarity	Specify clock polarity of WB SPI Master; When the value is 0, SCLK is low in the idle state When the value is 1, SCLK is high in the idle state
Clock count width	Specify clock count width There must be sufficient bit width to satisfy SCLK data width
Clock sel	Specify the frequency division factor required by SCLK produced by CLK_I frequency division SCLK frequency calculation: SCLK= CLK_I/(2*(CLOCK_SEL)+1) Value range: 0 ~ 2^(clock count width) - 1
Data length	Specify the bit width of the shift data Value range: 8/16/32/64
Slave number	Specify the supported Slave number Value range: 1 ~ 32
Delay time	Specify the delay time to wait before the first data transmission after the SS_N signal is valid: Delay time calculation: Delay = Delay Time * (SCLK period / 2) Value range: 0 ~ 63
Interval length	Specify the number of SCLK cycles to wait for the SS_N signal after SPI transfers the request: Value range: 0 ~ 63

WB SPI Slave Configuration

Double-click on WB SPI Slave to open the configuration view of Wishbone SPI Slave, as shown in Figure 3-15.

Figure 3-15 WB SPI Slave Configuration



- Wishbone SPI Slave is disabled by default. If "Enable Wishbone SPI Slave" is selected, Gowin_PicoRV32 supports Wishbone SPI Slave.
- If you select "Enable Wishbone SPI Slave", Wishbone SPI Slave parameters can be configured, as shown in Table 3-4.

Table 3-4 WB SPI Slave Configuration Options

Parameter	Description
Shift direction	Specify data shift direction: When the value is 0, the Most Significant Bit (MSB) of data is shiftted first; When the value is 1, the Least Significant Bit (MSB) of data is shiftted first.
Clock phase	Specify clock phase of WB SPI Slave When the value is 0, the data is valid on the first edge of the SCLK; When the value is 1, the data is valid on the second edge of the SCLK.
Clock polarity	Specify clock polarity of WB SPI Slave: When the value is 0, SCLK is low in the idle state; .When the value is 1, SCLK is high in the idle state
Clock count width	Specify clock count width: There must be sufficient bit width to satisfy SCLK data width.
Clock sel	Specify the frequency division factor required by SCLK produced by CLK_I frequency division： SCLK frequency calculation: SCLK= CLK_I/(2*(CLOCK_SEL)+1) Value range: 0 ~ 2^(clock count width) - 1
Data length	Specify the bit width of the shift data: Value range: 8/16/32/64
Delay time	Specify the delay time to wait before the first data transmission after the SS_N signal is valid: Delay time calculation: Delay = Delay Time * (SCLK period / 2) Value range: 0 ~ 63
Interval length	Specify the number of SCLK cycles to wait for the SS_N signal after SPI transfers the request. Value range: 0 ~ 63

WB GPIO Configuration Options

Doubleb click WB UART to open the configuration view of Wishbone UART, as shown in Figure 3-16.

- Wishbone UART is disabled by default. If "Enable Wishbone UART" is selected, Gowin_PicoRV32 supports Wishbone UART;
- If enable Wishbone GPIO, then configure “GPIO Data Width” of Wishbone GPIO ranging from 1 to 32.

Figure 3-16 WB GPIO Configuration



ADV SPI-Flash Configuration Options

Double click ADV SPI-Flash to open the configuration view of ADV SPI-Flash, as shown in Figure 3-17.

Figure 3-17 ADV SPI-Flash Configuration



- Wishbone SPI- Flash is disabled by default. If "Enable ADV SPI- Flash" is selected, Gowin_PicoRV32 supports ADV SPI- Flash.
- ADV SPI-Flash support MCU software programming design download startup and run;
- ADV SPI-Flash supports read, write and erasure Memory;
- The read and write configuration of Memory is shown in Table 3-5.

Table 3-5 ADV SPI-Flash R/W Configuration Options

Parameter	Description
Enable Register Mode	Enable Register Mode, enable by default.
Enable Memory Map Mode	Enable Memory Map Mode, enable by default.

OPEN WB INTERFACE Configuration

Double click to OPEN WB INTERFACE. You can select to enable Open Wishbone Interface, as shown in Figure 3-18.

- By default, "Enable Open Wishbone Interface" is disabled. If "Enable Open Wishbone Interface" is selected, Gowin_PicoRV32 supports OPEN WB INTERFACE, where users can connect peripherals of Wishbone bus Interface.
- There are 12 external interrupt signals irq_in[31:20] reserved for peripherals.

Figure 3-18 OPEN WB INTERFACE Configuration



Top Module Configuration

- If Gowin_PicoRV32 is the top module, then enable "Use Gowin PicoRV32 as Top Module" to set Gowin_PicoRV32 as Top Module;
- If you configure OPEN WB INTERFACE or OPEN AHB INTERFACE to extend the peripherals of Wishbone bus interface or AHB bus interface, disable "Use Gowin PicoRV32 as top module", as shown in Figure 3-19.

Figure 3-19 Top Module Configuration



3.3 User Design

After IP Core configuration, Gowin_PicoRV32 hardware design can be generated.

Instantiate Gowin_PicoRV32 Top Module, set it as Top Module or connect user design;

Import user designs and connect it with Gowin_PicoRV32 Top Module to form a complete RTL design.

3.4 Constraint

After the user RTL design is completed, physical constraints can be generated according to the used development board and the IO.

Timing constraints file can be generated according to timing requirements.

For how to generate physical constraints, please refer to SUG101, *Gowin Design Constraints Guide*.

3.5 Project Configuration

3.5.1 Synthesis Configuration

The synthesis configuration is as shown in Figure 3-20.

- Configure "Top Module/Entity" according to the actual top-level module name in the project;
- Configure "Include Path" according to the actual file path in the project;
- Configure “Verilog Language” according to System Verilog 2017.

Figure 3-20 Synthesis Configuration



3.5.2 Post-Place File Configuration

If you download the merged file of Gowin_PicoRV32 software design and hardware design automatically, configure Place & Route to generate Post-Place File, as shown in Figure 3-21. Otherwise, Post-Place File is not required to be configured and generated.

Figure 3-21 Post-Place File Configuration



3.5.3 Dual-Purpose Pin Configuration

If Gowin_PicoRV32 is configured to “MCU boot from external Flash and run in ITCM” or “MCU boot and run in external Flash”, then use MSPI as regular IO, as shown in Figure 3-22, or pin reuse is not required to configure.

Figure 3-22 Dual-Purpose Pin Configuration



3.6 Synthesize

Run GowinSynthesis, the synthesis tool of Gowin Software, to complete the synthesis of RTL design and generate netlist files, as shown in Figure 3-23.

Figure 3-23 Synthesize



For the use of tool, please refer to SUG100, *Gowin Software User Guide*.

3.7 Place & Route

Run “Place & Route”, the Place & Route tool of Gowin Software, to generate the bitstream files, as shown in Figure 3-24.

Figure 3-24 Place & Route



For the use of Place & Route tool , please refer to SUG100, *Gowin Software User Guide*.

3.8 Download

Run "Programmer", the download tool of Gowin Software, to complete the download of bitstream files in hardware design.

Click "Edit > Configure Device" in the menu bar or "Configure Device " ( ) in the tool bar to open the "Device configuration".

Configuration options for GW1N-9/GW1NR-9/GW1N-9C/GW1NR-9C are as shown in Figure 3-25.

- Select "Embedded Flash Mode" in "Access Mode" drop-down list.
- Select “embFlash Erase, Program” or "embFlash Erase, Program, Verify” in “Operation” drop-down list.
- Import the hardware design bitstream file required to download in “Programming Options > File name” option.
- Click “Save”.

Figure 3-25 Configure Device (GW1N Series)



Configuration options for GW2AN-9X/GW2A-18/GW2A-18C/GW2AR-18/GW2AR-18C/GW2ANR-18C/GW2AN-18X/GW2A-55/GW2A-55C/GW2AN-55C are as shown in Figure 3-26.

- Select "External Flash Mode" in "Access Mode" drop-down list.
- Select “exFlash Erase, Program thru GAO-Bridge” or "exFlash Erase, Program, Verify thru GAO-Bridge” in “Operation” drop-down list.
- Import the hardware design bitstream file required to download in “Programming Options > File name” option.
- Select “External Flash Options > Device” based on the on-board Flash chip types (such as on-board Winbond W25Q64BV of DK-START-GW2A18 V2.0).
- Configure the start address as "0x000000” in “External Flash Options > Start Address” option.
- Click “Save”.

Figure 3-26 Configure Device (GW2A Series)



After device configuration, click “Program/Configure” ( ) in the Programmer toolbar to complete the downloading of bitstream files in hardware design.

For the usage of Programmer, please see SUG502, *Gowin Programmer User Guide*.

4 Reference Design

Gowin_PicoRV32 provides the reference design in Gowin Software (V1.9.8 Beta and above) hardware design . Get following reference design by the link: http://cdn.gowinsemi.com.cn/Gowin_PicoRV32.zip.

Gowin_PicoRV32\ref_design\FPGA_RefDesign\DK_START_GW2A18_V2.0\gowin_picorv32.


GOWIN
PROGRAMMING FOR THE FUTURE