CAN Program Examples

1. Introduction

This Application Note provides to customers C and Assembler program examples for UART.

These examples are developped for the different configuration modes of this feature.

1.1 References

Atmel 8051 Microcontrollers Hardware Manual.



8051 Microcontrollers

Application Note







2. C Example

2.1 Program

```
/**
* @file $RCSfile: can.c,v $
* Copyright (c) 2004 Atmel.
* Please read file license.txt for copyright notice.
* @brief This file is an example to use can networking.
\boldsymbol{\ast} This file can be parsed by Doxygen for automatic documentation
* generation.
* Put here the functional description of this file within the software
* architecture of your program.
* @version $Revision: 1.0 $ $Name: $
*/
/* @section I N C L U D E S */
#include "t89c51cc01.h"
/* baud rate and bit timing parameters */
#define BRP 500k 0x00
#define SJW 500k
#define PRS 500k
                  0x02
#define PHS1 500k 0x03
#define PHS2_500k 0x03
unsigned char num channel, num data;
* FUNCTION PURPOSE: This file set up Can at 500Kbauds with channel 0 id 0x123
* in reception
* and channel 1 id 0x001 in emission.
* FUNCTION INPUTS: void
* FUNCTION_OUTPUTS: void
*/
void main(void)
CANGCON |= MSK_CANGCON_GRES;/* reset CAN */
/* reset all mailboxes */
for (num_channel = 0; num_channel < 15; num_channel++)</pre>
  CANPAGE = num channel << 4;</pre>
  CANCONCH = CH DISABLE;
  CANSTCH = 0;
  CANIDT1 = 0;
  CANIDT2 = 0;
```

```
CANIDT3 = 0;
   CANIDT4 = 0;
   CANIDM1 = 0;
   CANIDM2 = 0;
   CANIDM3 = 0;
   CANIDM4 = 0;
   for (num data = 0; num data < 8; num data++) CANMSG = 0;</pre>
/* setup bit timing */
CANBT1 = BRP 500k << 1;
                                               /* BRP=0x00; */
CANBT2 &= \sim 0 \times 60;
                                               /* reset SJW */
CANBT2 |= SJW_500k << 5;
                                               /* SJW=0x00; */
CANBT2 &= \sim 0 \times 0 E;
                                               /* reset PRS */
CANBT2 |= PRS 500k << 1;
                                                /* PRS=0x02; */
CANBT3 &= \sim 0 \times 70;
                                                /* reset PHS2 */
CANBT3 |= PHS2 500k << 4;
                                                /* PHS2=0x03;*/
                                               /* reset PHS1 */
CANBT3 &= \sim 0 \times 0 E;
CANBT3 |= PHS1 500k << 1;
                                                /* PHS1=0x03 */
CANGCON |= MSK CANGCON ENA;
                                               /* start CAN */
/* Channel 0 init */
CANPAGE = (0 << 4);
                                               /* CHNB=0x00; select channel 0 */
CANSTCH = 0 \times 00;
                                          /* reset channel staus */
CANCONCH = CH_DISABLE;
                                          /* reset control and dlc register */
/* Channel 0: identifier = 11bits. CANIDT=0x123 */
CANIDT1 = 0x24;
CANIDT2 &= \sim 0 \times 80;
CANIDT2 = 0x60;
/* Channel 0: mask = 11bits. 0x7F0 */
CANIDM1 = 0xFE;
CANIDM2 &= \sim 0 \times E0;
CANIDM4 = 0;
/* Channel 0 configuration */
CANIDT4 &=\sim 0 \times 04;
                                                /* clear bit rtr in CANIDT4. */
CANCONCH | = DLC_MAX;
                                                /* Reception 8 bytes.*/
CANCONCH | = CH RXENA;
                                                /* Reception enabled without
buffer.*/
/* Channel 1 init */
CANPAGE = (1 << 4);
                                               /* CHNB=0x01; select channel 1 */
CANSTCH = 0 \times 00;
                                         /* reset channel staus */
CANCONCH = CH_DISABLE;
                                          /* reset control and dlc register */
/* Channel 1: identifier = 11bits. CANIDT=0x001 */
CANIDT1 = 0x80;
CANIDT2 &= \sim 0 \times C0;
CANIDT2 = 0x20;
```





```
/* interrupt configuration */
CANIE2 = 0 \times 01;
                                              /* IECH0=1 */
CANGIE |= MSK CANGIE ENTX;
                                              /* Can Tx IT enable */
CANGIE |= MSK CANGIE ENRX;
                                              /* Can Rx IT enable */
ECAN = 1;
                                              /* CAN IT enable */
EA = 1;
                                              /* all IT enable */
while(1);
                                              /* endless */
}
 * FUNCTION_PURPOSE: can interrupt. echo receive data on channel 0 reception.
 * Reception id between 0x120 and 0x12F.
 * FUNCTION INPUTS: P4.1(RxDC) can input
 * FUNCTION OUTPUTS: P4.0(TxDC) can output
can it(void) interrupt 7
char save canpage;
char i;
                                              /* can data index */
char can data[8];
                                              /* save current context */
save_canpage = CANPAGE;
/* echo receive data on channel 0 reception */
CANPAGE = (0 << 4);
                                             /* CHNB=0x00; select channel 0 */
if(CANSTCH==MSK CANSTCH RxOk)
   for (i=0; i<8; i++) can_data[i] = CANMSG; /* save receive data */</pre>
   CANPAGE = (1 << 4);
                                            /* CHNB=0x00; select channel 1 */
   /* Channel 1 configuration */
   CANCONCH = CH DISABLE;
                                           /* reset channel 1 configuration
   for (i=0; i<8; i++) CANMSG = can data[i]; /* load saved data */
   CANCONCH |= DLC MAX;
                                            /* transmit 8 bytes */
   CANCONCH |= CH_TxENA;
                                              /* emission enabled */
   CANEN2 | = (1 << 1);
                                              /* channel 1 enable */
   CANSTCH=0x00;
                                              /* reset channel 1 status */
}
CANPAGE = (0 << 4);
                                             /* CHNB=0x00; select channel 0 */
CANCONCH = CH DISABLE;
                                         /* reset channel 0 configuration */
CANCONCH |= DLC MAX;
                                              /* receive 8 bytes */
CANCONCH |= CH RXENA;
                                              /* reception enable */
                                              /* channel 0 enable */
CANEN2 | = (1 << 0);
CANSTCH=0x00;
                                              /* reset channel 0 status */
                                              /* restore saved context */
CANPAGE= save canpage;
CANGIT = 0x00;
                                              /* reset all flags */
```

2.2 SFR Register Definition

```
* NAME: T89C51CC01.h
*-----
* PURPOSE: inlcude file for KEIL
************************
#ifndef _T89C51CC01_H_
#define _T89C51CC01_H_
\#define Sfr(x, y) sfr x = y
\#define Sbit(x, y, z) sbit x = y^z
\#define Sfr16(x,y)sfr16 x = y
/*----*/
/* Include file for 8051 SFR Definitions */
/*----*/
/* BYTE Register */
Sfr (P0 , 0x80);
Sfr (P1 , 0x90);
Sbit (P1_7, 0x90, 7);
Sbit (P1_6, 0x90, 6);
Sbit (P1_5, 0x90, 5);
Sbit (P1 4, 0x90, 4);
Sbit (P1 3, 0x90, 3);
Sbit (P1_2, 0x90, 2);
Sbit (P1 1, 0x90, 1);
Sbit (P1 0, 0x90, 0);
Sfr (P2 , 0xA0);
Sbit (P2_7 , 0xA0, 7);
Sbit (P2_6 , 0xA0, 6);
Sbit (P2_5 , 0xA0, 5);
Sbit (P2_4 , 0xA0, 4);
Sbit (P2_3 , 0xA0, 3);
Sbit (P2_2 , 0xA0, 2);
Sbit (P2_1 , 0xA0, 1);
Sbit (P2_0 , 0xA0, 0);
Sfr (P3 , 0xB0);
Sbit (P3_7 , 0xB0, 7);
Sbit (P3_6 , 0xB0, 6);
```





```
Sbit (P3_5 , 0xB0, 5);
Sbit (P3_4 , 0xB0, 4);
Sbit (P3_3 , 0xB0, 3);
Sbit (P3 2 , 0xB0, 2);
Sbit (P3_1 , 0xB0, 1);
Sbit (P3 0 , 0xB0, 0);
Sbit (RD , 0xB0, 7);
Sbit (WR , 0xB0, 6);
Sbit (T1 , 0xB0, 5);
Sbit (T0 , 0xB0, 4);
Sbit (INT1, 0xB0, 3);
Sbit (INTO, 0xB0, 2);
Sbit (TXD , 0xB0, 1);
Sbit (RXD , 0xB0, 0);
Sfr (P4 , 0xC0);
Sfr (PSW , 0xD0);
Sbit (CY , 0xD0, 7);
Sbit (AC , 0xD0, 6);
Sbit (F0 , 0xD0, 5);
Sbit (RS1 , 0xD0, 4);
Sbit (RS0 , 0xD0, 3);
Sbit (OV , 0xD0, 2);
Sbit (UD , 0xD0, 1);
Sbit (P , 0xD0, 0);
Sfr (ACC , 0xE0);
Sfr (B , 0xF0);
Sfr (SP , 0x81);
Sfr (DPL , 0x82);
Sfr (DPH , 0x83);
Sfr (PCON , 0x87);
Sfr (CKCON , 0x8F);
/*----*/
Sfr (TCON , 0x88);
Sbit (TF1 , 0x88, 7);
Sbit (TR1 , 0x88, 6);
Sbit (TF0 , 0x88, 5);
Sbit (TR0 , 0x88, 4);
Sbit (IE1 , 0x88, 3);
Sbit (IT1 , 0x88, 2);
Sbit (IE0 , 0x88, 1);
Sbit (IT0 , 0x88, 0);
Sfr (TMOD , 0x89);
```

```
Sfr (T2CON , 0xC8);
Sbit (TF2
         , 0xC8, 7);
Sbit (EXF2 , 0xC8, 6);
Sbit (RCLK , 0xC8, 5);
Sbit (TCLK , 0xC8, 4);
Sbit (EXEN2 , 0xC8, 3);
Sbit (TR2 , 0xC8, 2);
Sbit (C T2 , 0xC8, 1);
Sbit (CP_RL2, 0xC8, 0);
Sfr (T2MOD , 0xC9);
Sfr (TL0 , 0x8A);
Sfr (TL1 , 0x8B);
Sfr (TL2 , 0xCC);
Sfr (TH0 , 0x8C);
Sfr (TH1 , 0x8D);
Sfr (TH2 , 0xCD);
Sfr (RCAP2L , 0xCA);
Sfr (RCAP2H , 0xCB);
Sfr (WDTRST , 0xA6);
Sfr (WDTPRG , 0xA7);
/*----*/
Sfr (SCON , 0x98);
Sbit (SM0 , 0x98, 7);
Sbit (FE , 0x98, 7);
Sbit (SM1 , 0x98, 6);
Sbit (SM2 , 0x98, 5);
Sbit (REN , 0x98, 4);
Sbit (TB8 , 0x98, 3);
Sbit (RB8 , 0x98, 2);
Sbit (TI , 0x98, 1);
Sbit (RI
         , 0x98, 0);
Sfr (SBUF , 0x99);
Sfr (SADEN , 0xB9);
Sfr (SADDR , 0xA9);
/*----*/
Sfr (ADCLK , 0xF2);
Sfr (ADCON , 0xF3);
#define MSK ADCON PSIDLE 0x40
#define MSK ADCON ADEN
#define MSK ADCON ADEOC 0x10
#define MSK ADCON ADSST 0x08
#define MSK_ADCON_SCH
                      0x07
Sfr (ADDL , 0xF4);
#define MSK ADDL UTILS 0x03
```





```
Sfr (ADDH , 0xF5);
Sfr (ADCF , 0xF6);
/*----*/
Sfr (FCON , 0xD1);
#define MSK FCON FBUSY 0x01
#define MSK FCON FMOD 0x06
#define MSK_FCON_FPS
#define MSK FCON FPL
                  0xF0
Sfr (EECON , 0xD2);
#define MSK EECON EEBUSY 0x01
#define MSK_EECON_EEE
                     0x02
#define MSK_EECON_EEPL
                     0xF0
Sfr (AUXR , 0x8E);
#define MSK AUXR M0
                     0x20
Sfr (AUXR1 , 0xA2);
#define MSK AUXR1 ENBOOT 0x20
/*----*/
Sfr (IPL1 , 0xF8);
Sfr (IPH1 , 0xF7);
Sfr (IEN0 , 0xA8);
Sfr (IPL0 , 0xB8);
Sfr (IPH0 , 0xB7);
Sfr (IEN1 , 0xE8);
/* IEN0 */
Sbit (EA , 0xA8, 7);
Sbit (EC , 0xA8, 6);
Sbit (ET2 , 0xA8, 5);
Sbit (ES , 0xA8, 4);
Sbit (ET1 , 0xA8, 3);
Sbit (EX1 , 0xA8, 2);
Sbit (ETO , 0xA8, 1);
Sbit (EX0 , 0xA8, 0);
/* IEN1 */
Sbit (ETIM , 0xE8, 2);
Sbit (EADC , 0xE8, 1);
Sbit (ECAN , 0xE8, 0);
/*----*/
Sfr (CCON , 0xD8);
Sbit(CF , 0xD8, 7);
Sbit(CR , 0xD8, 6);
Sbit(CCF4, 0xD8, 4);
Sbit(CCF3, 0xD8, 3);
Sbit(CCF2, 0xD8, 2);
Sbit(CCF1, 0xD8, 1);
Sbit(CCF0, 0xD8, 0);
```

```
Sfr (CMOD , 0xD9);
Sfr (CH , 0xF9);
Sfr (CL , 0xE9);
Sfr (CCAPOH , 0xFA);
Sfr (CCAPOL , 0xEA);
Sfr (CCAPMO , 0xDA);
Sfr (CCAP1H , 0xFB);
Sfr (CCAP1L , 0xEB);
Sfr (CCAPM1 , 0xDB);
Sfr (CCAP2H , 0xFC);
Sfr (CCAP2L , 0xEC);
Sfr (CCAPM2 , 0xDC);
Sfr (CCAP3H , 0xFD);
Sfr (CCAP3L , 0xED);
Sfr (CCAPM3 , 0xDD);
Sfr (CCAP4H , 0xFE);
Sfr (CCAP4L , 0xEE);
Sfr (CCAPM4 , 0xDE);
/*----*/
Sfr (CANGIT , 0x9B);
#define MSK CANGIT CANIT0x80
#define MSK_CANGIT_OVRTIM
                              0x20
#define MSK_CANGIT_OVRBUF0x10
#define MSK CANGIT SERG0x08
#define MSK_CANGIT_CERG0x04
#define MSK_CANGIT_FERG0x02
#define MSK CANGIT AERG0x01
Sfr (CANTEC , 0x9C);
Sfr (CANREC , 0x9D);
Sfr (CANTCON , 0xA1);
Sfr (CANMSG , 0xA3);
Sfr (CANTTCL , 0xA4);
Sfr (CANTTCH , 0xA5);
Sfr (CANGSTA , 0xAA);
#define MSK CANGSTA OVFG0x40
#define MSK_CANGSTA_TBSY0x10
#define MSK CANGSTA RBSY0x08
#define MSK_CANGSTA_ENFG0x04
#define MSK_CANGSTA_BOFF0x02
#define MSK CANGSTA ERRP0x01
Sfr (CANGCON , 0xAB);
#define MSK CANGCON ABRQ 0x80
#define MSK CANGCON OVRQ 0x40
#define MSK CANGCON TTC 0x20
#define MSK_CANGCON_SYNCTTC
                              0x10
#define TTC_EOF
                              0x10
#define TTC SOF
                    0x00
```





```
#define MSK CANGCON AUTBAUD
                                0x08
#define MSK CANGCON ENA 0x02
#define MSK_CANGCON GRES 0x01
Sfr (CANTIML , 0xAC);
Sfr (CANTIMH , 0xAD);
Sfr (CANSTMPL , 0xAE);
Sfr (CANSTMPH , 0xAF);
Sfr (CANPAGE , 0xB1);
Sfr (CANSTCH , 0xB2);
#define MSK_CANSTCH_DLCW 0x80
#define MSK_CANSTCH_TxOk 0x40
#define MSK CANSTCH RxOk 0x20
#define MSK CANSTCH BERR 0x10
#define MSK CANSTCH SERR 0x08
#define MSK CANSTCH CERR 0x04
#define MSK CANSTCH FERR 0x02
#define MSK CANSTCH AERR 0x01
Sfr (CANCONCH , 0xB3);
#define MSK CANCONCH IDE 0x10
#define MSK CANCONCH DLC 0x0F
#define MSK_CANCONCH_CONF 0xC0
#define DLC MAX
#define CH DISABLE 0x00
#define CH RxENA
                  0x80
#define CH TxENA 0x40
#define CH_RxBENA 0xC0
Sfr (CANBT1 , 0xB4);
#define CAN PRESCALER MIN 0
#define CAN PRESCALER MAX 63
Sfr (CANBT2 , 0xB5);
#define MSK_CANBT2_SJW 0x60
#define MSK CANBT2 PRS 0x0E
#define CAN_SJW_MIN 0
#define CAN SJW MAX 3
#define CAN PRS MIN 0
#define CAN_PRS_MAX 7
Sfr (CANBT3 , 0xB6);
#define MSK CANBT3 PHS2 0x70
#define MSK CANBT3 PHS1 0x0E
#define CAN PHS2 MIN 0
#define CAN PHS2 MAX 7
#define CAN_PHS1_MIN 0
#define CAN_PHS1_MAX 7
```

```
Sfr (CANSIT1 , 0xBA);
Sfr (CANSIT2 , 0xBB);
Sfr (CANIDT1 , 0xBC);
Sfr (CANIDT2 , 0xBD);
Sfr (CANIDT3 , 0xBE);
Sfr (CANIDT4 , 0xBF);
#define MSK CANIDT4 RTRTAG 0x04
Sfr (CANGIE , 0xC1);
#define MSK_CANGIE_ENRX
                         0x20
#define MSK_CANGIE_ENTX
                        0x10
#define MSK_CANGIE_ENERCH 0x08
#define MSK_CANGIE_ENBUF
                           0x04
#define MSK_CANGIE_ENERG
                           0x02
Sfr (CANIE1 , 0xC2);
Sfr (CANIE2 , 0xC3);
Sfr (CANIDM1 , 0xC4);
Sfr (CANIDM2 , 0xC5);
Sfr (CANIDM3 , 0xC6);
Sfr (CANIDM4 , 0xC7);
#define MSK CANIDM4 RTRMSK 0x04
#define MSK_CANIDM4_IDEMSK 0x01
Sfr (CANEN1 , 0xCE);
Sfr (CANEN2 , 0xCF);
#endif
```





3. Assembly 51 Examples

3.1 Program

```
$INCLUDE (t89c51cc01.INC)
num_channel DATA 10H
num data DATA 11H
data0 DATA 12H
data1 DATA 13H
data2 DATA 14H
data3 DATA 15H
data4 DATA 16H
data5 DATA 17H
data6 DATA 18H
data7 DATA 19H
;/* baud rate and bit timing parameters */
#define BRP_500k 00
#define SJW 500k
#define PRS 500k
#define PHS1 500k 03
#define PHS2 500k 03
org 000h
ljmp begin
org 3Bh
ljmp can_it
;/**
; * FUNCTION_PURPOSE: This file set up Can at 500Kbauds with channel 0 id
0x123 in reception
; * and channel 1 id 0x001 in emission.
; * FUNCTION INPUTS: void
; * FUNCTION OUTPUTS: void
; */
org 0100h
begin:
ORL CANGCON, #01h;
                                       ;/* reset CAN */
;/* reset all mailboxes */
       num channel,#00h
reset_mailbox:
   MOV
           A,num_channel
                                          ;/* load accumulator with channel
value */
   SWAP
   ANL
           A,#0F0h
                                          ;/* CHNB=num_channel; */
           CANPAGE, A
   MOV
           CANCONCH, #00h
                                          ;/* channel disable */
   MOV
```



```
CANSTCH, #00h
   MOV
            CANIDT1, #00h
   MOV
   MOV
            CANIDT2, #00h
   MOV
            CANIDT3, #00h
   MOV
            CANIDT4, #00h
   MOV
            CANIDM1, #00h
   MOV
            CANIDM2, #00h
            CANIDM3, #00h
   MOV
   MOV
            CANIDM4, #00h
            num_data,#00h
   MOV
   reset_data:
     MOV
               CANMSG, #00h
      INC
               num_data
      MOV
               A, num_data
   CJNE
               A, #08h, reset_data
   INC
               num channel
            A, num channel
   MOV
CJNE
            A, #0Fh, reset mailbox
;/* setup bit timing */
         A,#BRP 500k
RL
MOV
         CANBT1,A
                                         ;/* reset SJW */
         CANBT2, #9Fh
ANL
         A,#SJW 500k
MOV
SWAP
         Α
RL
         Α
         A,#0E0h
ANL
ORL
         CANBT2,A
                                         ;/* SJW=0x00; */
         CANBT2, #0F1h
                                         ;/* reset PRS */
ANL
MOV
         A, #PRS 500k
RL
ORL
         CANBT2,A
                                         ;/* PRS=0x02; */
         CANBT3, #8Fh
                                         ;/* reset PHS2 */
ANL
         A, #PHS2_500k
MOV
SWAP
         Α
ANL
         A,#0F0h
         CANBT3,A
                                         ;/* PHS2=0x03;*/
ORL
         CANBT3, #0F1h
                                         ;/* reset PHS1 */
ANL
         A, #PHS1 500k
MOV
RL
         Α
         CANBT3,A
                                         ;/* PHS1=0x03 */
ORL
ORL
         CANGCON, #02h
                                         ;/* start CAN */
;/* Channel 0 init */
MOV
         A,#00h
                                       ;/* load accumulator with channel value
*/
SWAP
         Α
         A,#0F0h
ANL
                                         ;/* CHNB=0x00; select channel 0 */
         CANPAGE, A
MOV
         CANSTCH, #00h
                                       ;/* reset channel staus */
MOV
```



```
MOV
     CANCONCH,#00h
                                 ;/* reset control and dlc register */
;/* Channel 0: identifier = 11bits. CANIDT=0x123 */
MOV
         CANIDT1, #24h
ANL
         CANIDT2, #07Fh
         CANIDT2, #060h
;/* Channel 0: mask = 11bits. 0x7F0 */
MOV
         CANIDM1, #0FEh
         CANIDM2,#1Fh
ANL
MOV
         CANIDM4, #00h
;/* Channel 0 configuration */
        CANIDT4, #0FBh
                                       ;/* clear bit rtr in CANIDT4. */
ANL
         CANCONCH, #08h
ORL
                                       ;/* Reception 8 bytes.*/
        CANCONCH, #80h
                                      ;/* Reception enabled without buffer.*/
ORT
;/* Channel 1 init */
MOV
        A,#01h
                                      ;/* load accumulator with channel value
*/
SWAP
         Α
        A,#0F0h
ANL
                                       ;/* CHNB=0x01; select channel 1 */
VOM
         CANPAGE, A
                                      ;/* reset channel staus */
VOM
        CANSTCH, #00h
       CANCONCH, #00h
                                 ;/* reset control and dlc register */
MOV
;/* Channel 1: identifier = 11bits. CANIDT=0x001 */
        CANIDT1, #80h
MOV
         CANIDT2,#3Fh
ANL
ORT
         CANIDT2, #20h
;/* interrupt configuration */
         CANIE2,#01h
                                        ;/* IECH0=1 */
ORL
         CANGIE, #10h
                                        ;/* Can Tx IT enable */
ORL
ORL
         CANGIE, #20h
                                        ;/* Can Rx IT enable */
SETB
         ECAN
                                        ;/* CAN IT enable */
SETB
         EΑ
                                        ;/* all IT enable */
                                        ;/* endless */
JMP $
;/**
; * FUNCTION PURPOSE: can interrupt. echo receive data on channel 0 reception.
; * Reception id between 0x120 and 0x12F.
; * FUNCTION INPUTS: P4.1(RxDC) can input
; * FUNCTION OUTPUTS: P4.0(TxDC) can output
; */
can it:
MOV R7, CANPAGE
                                       ;/* save current context */
;/* set channel */
MOV
        A,#00h
                                      ;/* load accumulator with channel value
*/
SWAP
         Α
         A,#0F0h
ANT.
MOV
         CANPAGE, A
                                        ;/* CHNB=0x00; select channel 0 */
;/* echo receive data on channel 0 reception */
VOM
         A, CANSTCH
         A,#20h,end if rxok
CJNE
```



```
;/* save receive data */
            data0,CANMSG
  MOV
            data1, CANMSG
  MOV
  MOV
            data2,CANMSG
  MOV
            data3, CANMSG
   MOV
            data4, CANMSG
   MOV
            data5, CANMSG
            data6, CANMSG
  MOV
  MOV
            data7, CANMSG
   ;/* set channel */
           A,#01h
  MOV
                                       ;/* load accumulator with channel value
   SWAP
            Α
  ANL
            A,#0F0h
            CANPAGE, A
                                         ;/* CHNB=0x00; select channel 1 */
  MOV
   ;/* Channel 1 configuration */
  MOV
          CANCONCH, #00h;
                                   ;/* reset channel 1 configuration */
   ;/* load saved data */
            CANMSG, data0
  MOV
  MOV
            CANMSG, data1
  MOV
            CANMSG, data2
            CANMSG, data3
  MOV
            CANMSG, data4
  MOV
            CANMSG, data5
  MOV
  MOV
            CANMSG, data6
  MOV
            CANMSG, data7
            CANCONCH, #08h
                                         ;/* transmit 8 bytes */
  ORL
   ORL
            CANCONCH, #40h
                                         ;/* emission enabled */
  ORL
            CANEN2, #02h
                                         ;/* channel 1 enable */
  MOV
            CANSTCH, #00h
                                         ;/* reset channel 1 status */
end_if_rxok:
;/* set channel */
MOV
        A,#00h
                                       ;/* load accumulator with channel value
* /
SWAP
         Α
         A,#0F0h
ANL
MOV
         CANPAGE, A
                                         ;/* CHNB=0x00; select channel 0 */
       CANCONCH, #00h
                                   ;/* reset channel 0 configuration */
MOV
ORL
         CANCONCH, #08h
                                         ;/* receive 8 bytes */
ORL
         CANCONCH, #80h
                                         ;/* reception enable */
         CANEN2, #01h
                                         ;/* channel 0 enable */
ORL
                                         ;/* reset channel 0 status */
MOV
         CANSTCH, #00h
                                         ;/* restore saved context */
         CANPAGE, R7
MOV
         CANGIT, #00h
                                         ;/* reset all flags */
MOV
RETT
end
```



3.2 SFR Register Definition

```
; NAME: 89C51CC01.inc
;-----
; PURPOSE: for Keil
;-----
; Include file for 8051 SFR Definitions
;-----
; BYTE Register
     DATA
     DATA
           90H
P1
     DATA
           0A0H
ΡЗ
     DATA
           0B0H
RD
     BIT
           0B7H
     BIT
           0B6H
WR
T1
     BIT
           0B5H
T0
     BIT
           0B4H
INT1
     {\tt BIT}
           0B3H
INT0
     BIT
           0B2H
TXD
     BIT
           0B1H
     BIT
           0B0H
RXD
P4
     DATA
           0C0H
     DATA
           ODOH
CY
     BIT
           0D7H
           0D6H
AC
     BIT
F0
     BIT
           0D5H
           0D4H
RS1
     BIT
RS0
     BIT
           0D3H
OV
     BIT
           0D2H
     BIT
Ρ
           0D0H
ACC
     DATA
           0E0H
В
     DATA
           OFOH
SP
     DATA
           81H
     DATA
           82H
     DATA
           83H
PCON
     DATA
           87H
CKCON
     DATA
           8FH
;----- TIMERS registers -----
{\tt TCON}
     DATA
           88H
```



```
TF1 BIT
            8FH
TR1 BIT
            8EH
TF0
    BIT
            8DH
TRO BIT
            8CH
IE1
     BIT
            8BH
IT1 BIT
            8AH
IE0
     BIT
            89H
ITO BIT
            88H
      DATA
TMOD
            89H
T2CON DATA 0C8H
TF2 BIT OCFH
EXF2 BIT OCEH
RCLK BIT OCDH
TCLK
     BIT OCCH
EXEN2 BIT OCBH
TR2
     BIT OCAH
C_T2 BIT 0C9H
CP RL2 BIT 0C8H
T2MOD DATA0C9H
TLO DATA 8AH
TL1 DATA 8BH
TL2 DATAOCCH
THO DATA 8CH
TH1 DATA 8DH
TH2 DATAOCDH
RCAP2L DATA0CAH
RCAP2H DATAOCBH
WDTRST DATAOA6H
WDTPRG DATA0A7H
;----- UART registers -----
SCON DATA
            98H
SMO BIT 9FH
FE BIT9FH
SM1 BIT9EH
SM2 BIT9DH
REN BIT9CH
TB8 BIT9BH
RB8 BIT9AH
ТІ ВІТ99Н
RI BIT98H
SBUF DATA
           99H
SADEN DATAOB9H
SADDR DATAOA9H
;----- ADC registers -----
```



```
ADCLK DATAOF2H
ADCON DATAOF3H
ADDL DATAOF4H
ADDH DATAOF5H
ADCF DATAOF6H
;----- FLASH EEPROM registers ------
FPGACON DATAOF1H
FCON DATAOD1H
EECON DATAOD2H
AUXR DATA8EH
AUXR1 DATA0A2H
;----- IT registers
IPL1 DATAOF8H
IPH1 DATAOF7H
IENO DATAOA8H
IPLO DATAOB8H
IPHO DATAOB7H
IEN1 DATA0E8H
; IEN0
EA BIT OAFH
EC BIT OAEH
ET2 BIT OADH
ES BIT OACH
ET1 BIT OABH
EX1 BIT OAAH
ETO BIT OA9H
EX0 BIT 0A8H
; IEN1
ETIM BIT OEAH
EADC BIT 0E9H
ECAN BIT 0E8H
;----- PCA registers -----
CCON DATAOD8H
CF BIT ODFH
CR BIT ODEH
CCF4BIT0D4H
CCF3BIT0D3H
CCF2BIT0D2H
CCF1BIT0D1H
CCF0BIT0D0H
CMOD DATAOD9H
CH DATAOF9H
CL DATA0E9H
CCAPOH DATAOFAH
```



```
CCAPOL DATAOEAH
CCAPMO DATAODAH
CCAP1H DATA0FBH
CCAP1L DATA0EBH
CCAPM1 DATAODBH
CCAP2H DATA0FCH
CCAP2L DATA0ECH
CCAPM2 DATAODCH
CCAP3H DATA0FDH
CCAP3L DATA0EDH
CCAPM3 DATAODDH
CCAP4H DATA0FEH
CCAP4L DATA0EEH
CCAPM4 DATAODEH
;----- CAN registers
CANGIT DATA 09BH
CANTEC DATA 09CH
CANREC DATA 09DH
CANTCON DATA 0A1H
CANMSG DATA 0A3H
CANTTCL DATA 0A4H
CANTTCH DATA 0A5H
CANGSTA DATA OAAH
CANGCON DATA OABH
CANTIML DATA OACH
CANTIMH DATA OADH
CANSTMPL DATA OAEH
CANSTMPH DATA OAFH
CANPAGE DATA 0B1H
CANSTCH DATA 0B2H
CANCONCH DATA 0B3H
CANBT1 DATA 0B4H
CANBT2 DATA 0B5H
CANBT3 DATA 0B6H
CANSIT1 DATA OBAH
CANSIT2 DATA OBBH
CANIDT1 DATA OBCH
CANIDT2 DATA OBDH
CANIDT3 DATA OBEH
CANIDT4 DATA OBFH
CANGIE DATA 0C1H
CANIE1 DATA 0C2H
CANIE2 DATA 0C3H
CANIDM1 DATA 0C4H
CANIDM2 DATA 0C5H
CANIDM3 DATA 0C6H
CANIDM4 DATA 0C7H
CANEN1 DATA OCEH
CANEN2 DATA OCFH
```



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site

http://www.atmel.com

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

©Atmel Corporation 2004. All rights reserved. Atmel, the Atmel logo, and combinations thereof are registered trademarks of Atmel Corporation or its subsidiaries. Windows [®] Windows 98[™], Windows XP[™], and Windows 2000[™] are trademarks and/ore registered trademark of Microsoft Corporation. Other terms and product names in this document may be the trademarks of others.

