

ALU_32 MODULE TEST RESULT (for ALU_RESULT as \$RS[op]\$RT):


RTL VIEW OF ALU WITH COMPARATOR:




RTL VIEW OF COMPARATOR:





ALU 32 MODULE TEST RESULT (RD RESULT AFTER COMPARATOR):




RTL VIEW OF ALU CONTROL:










Comparator

rs+rt= ALUResA

if $|rs+rt=0\rangle$ \$ rd <= 1 else if (rs+rt<0) \$ rd <= 2 else \$ rd <= 3

· ALU module has a RD-RESULT output.





		×	010
lw	00	\wedge	010
SW	00	X	010
beg	01	X	011
andn	10	100100	000
OFN	10	101001	001
adda	10	00000	010
Subn	10	100010	011
XOCN	10	100110	100
	ALV	function [5-0]	ALU

Control[2] = ALUOP1 · F5 · F2 · F1

Control [1] = A LUOP1 +F5

Control [0] = ALUOPI. ALUOPO + ALUOPI. FS. F2. FO + ALUOPI. F5. F1





NOTE: I COULD NOT MADE THE DATAPATH CONNECTIONS PROPERLY THEREFORE I SUBMIT ONLY MODULES THAT I MADE.

I HAVE THE FOLLOWING MAIN MODULES IN MY ASSIGNMENT:

```
module _HA(s, c, a, b); m
module _FA(sum, carry_out, a, b, carry_in); m
module _32_AND (out, a, b); m
module _32_OR (out, a, b); m
module _32_NOR (out, a, b); m
module _32_XOR (out, a, b); m
module _32_ADD_SUB (s,a,b,_N); m
'define DELAY 50
module _32_ADD_SUB_testbench(); m
```

```
module _MUX_2_1 (out,a,b, select); 
module _MUX_32_4 (out, a,b,c,d, select0, select1); 
module _MUX_32_8 (out, a,b,c,d,e,f,g,h, select); 
module _MUX_32_2 (out,a,b, select); 
module _MUX_32_2 (out,a,b, select); 
module _MUX_32_5 (out, a,b,c,d,e, select); 
module _MUX_32_5 (out, a,
```

```
module _PC (clock,jump_signal,beq_signal,beq_equal,extended_32);
endmodule
module Next_PC (nextPC,clock,jump_signal,branch_signal,CurrentPC);
endmodule
module mips_registers( read_data_1, read_data_2,
                       write_data1, write_data2,
                       read_reg_1, read_reg_2,
                       write_reg, reg_write_signal,
                       reg_write_RS_signal,clk);
module ALU_32 (ALU_RESULT, A, B, alu_control, RD_RESULT, _zero);
    input [31:0] A, B;
    input [2:0] alu_control;
    output [31:0] ALU_RESULT;
    output [2:0] RD_RESULT;
    output _zero;
 'define DELAY 50
```

```
'define DELAY 50
module ALU_32_testbench();
reg [31:0]a, b;
reg [2:0]alu_cntrol;
wire [31:0] alu_result;
wire [2:0] RD;
wire _zero;
ALU_32 alu(alu_result, a, b, alu_cntrol, RD, _zero);
initial begin
```

```
---
module COMPARATOR_tb; ---
module Magnitude_Sel ( G,E,L, RD ); ...
endmodule
module Magnitude_Sel_TB();
endmodule
module data_mem (read_data, mem_address, write_data, memRead_signal, signal_memWrite,clock);
    output reg [31:0] read_data;
    input [31:0] mem_address,write_data;
    input memRead_signal,signal_memWrite,clock;
 module instr_mem(instruction ,PC);
     input [31:0] PC;
     output reg [31:0] instruction;
     reg [31:0] instr_mem [255:0];
         always @(*) begin
             instruction = instr_mem[PC];
         end
 endmodule
```

```
module jump_address(jump_address,instr,PC,zero);
    input[3:0] PC;
    input zero;
    input [25:0]instr;
    output[31:0]jump_address;

module zero_extend(_imm,zeroExt_imm,zero);
    input [15:0] _imm;
    input zero;
    output [31:0] zeroExt_imm;
    output [31:0] zeroExt_imm;

module sign_extend_imm(_imm,signExt_imm);
    input [15:0] _imm;
    output [31:0] signExt_imm;
```

The data memory size will be 256KB whereas the instruction memory size will be 16KB. Remember that addressing for a 256KB memory only requires 18 bits instead of 32 bits in regular MIPS. Update your design accordingly.

NOTE: I encountered some problems when working with 18 bit instead of 32 thus I made conections as 32 bit in memory modules.