

IN3160 IN4160 Diagrams, Yngve Hafting

Reset circuits, ASMD/ desing example





In this course you will learn about the **design** of advanced digital systems. This includes programmable logic circuits, a hardware design language and system-on-chip design (processor, memory and logic on a chip). Lab assignments provide practical experience in how real design can be made.

#### After completion of the course you will:

- understand important principles for design and testing of digital systems
- understand the relationship between behaviour and different construction criteria
- be able to describe advanced digital systems at different levels of detail
- be able to perform simulation and synthesis of digital systems.

#### **Course Goals and Learning Outcome**

https://www.uio.no/studier/emner/matnat/ifi/IN3160/index-eng.html

#### Goals for this lesson:

- Be able to read, use and create -diagrams
  - Timing-/ waveform-
  - Datapath-
  - Block-
  - State-
  - ASM-,
  - ASMD
- Know the purpose of reset circuits
  - Why do we reset at all?
  - What are potential pitfalls for reset handling?
- Practice in reading code
  - Design considerations

Next lesson: Microcoded FSMs

#### Wave diagrams

- When do we read clocked signals?
- When does assignment occur?
- Does phase matter?

## **Basic wave diagram layout**

#### Undefined values are usually hatch-patterned

#### Single bit signals


- Are usually displayed as high ('1') or low ('0')
- Defined signals of arbitrary values are usually shown as an area without hatching
  - · Can be named (here a, b)


#### Multi-bit is usually shown as an area

- Values or names are often used
- Multi-bit vector vs single-bit signal
  - · Sometimes you must use context to understand which is which.

#### Edges


- Both vertical and slanted edges mean the same.
  - Hand drawing mostly vertical...
- Normally sequential logic relate to the rising\_edge
- RTL-simulation of sequential logic:
  - · Signals are read when edge occurs
  - Signals are assigned immediately after the edge





#### **Basic wave diagram layout**


Combinational logic (CL) responds immediately when input changes




- Sequential logic (clocked circuits)
  - responds to the input status present when the clock edge occurs.
  - output is changed immediately after the clock edge occurs.
    - Unless specific timing information is given

#### **Waveform combinational**

- Combinational response is immediate in a waveform.
  - Timing diagrams will show gate delays
  - Clock does not matter




## Sequential logic, rising\_edge



- Look at what the input status was when the clock edge occurs.
- Here: The b-c pulse activates q for one whole clock cycle
  - even though (a and b) is high for a shorter duration
    - Only what is present when the clock edge occurs matters

## Sequential logic, falling\_edge




- Here: The b-c pulse is too short to activate r
  - (a and b) is low on the next falling edge


#### Timing diagrams

- Waveforms with timing information for a specified circuit.
  - Typically found in a data sheets
    - Printed circuit boards (PCBs),
    - components (chips)
    - communication protocol standards
  - Can be generated when doing post-synthesis simulation.
  - Useful...
    - .. when considering setup and hold timing requirements in a system
      - selecting circuits for a PCB (Printed Circuit Board)
    - ... when optimizing data-flow circuitry...
      - High performance ASIC design
- So far today: no timing information given (only RTL sim)

## **Block diagrams**


- Shows how modules are connected or communicate
  - Level of detail may vary
  - May include
    - digital and analog components
- Suited for system level overview
  - Or partial overview
  - May be used for connection






#### **Block diagrams**

- Many variants...
  - Entire- or parts of systems
  - HW block diagrams tend to be more detailed than those used for other purposes (SW, business, ...)
- Usually the first diagrams drawn in a design process
  - Several may be added and edited later
- Almost always present in design documentation.




https://commons.wikimedia.org/wiki/File:Windows\_2000\_architecture.png




ZYNQ XC7Z020-CSG484

#### ZedBoard Block Diagram




## **Datapath Diagrams**




- A specialised block diagram that show how data moves within a system or module.
- Should normally contain
  - How data travels between modules or functional units
  - Registers (flipflops) used for storing data (not FSM registers)
  - Bit widths for each path

- Usually direction of travel is from left to right
- Modules, such as FSMs will contain registers, however these registers are considered control, and not a part of the datapath.
  - le. A processor may have many states but data still moves through the pipeline one stage at a time.
  - (Thus we have non datapath modules using clk.)







#### **Datapath diagrams**

- Often used to describe parts of an architecture
- RTL logic can be represented using datapath diagrams
  - It is not necessarily the best representation…
    - FSMs are better described using ASM diagrams...
    - Counters...
    - LFSR...
- Drawing a datapath diagram will in some cases be a very efficient way to gain understanding..
  - => Pipelining
    - Example: Exam 2021, Assignment 6 (next page)-

# **Example: Exam 2021 Assignment 6, «Pipelining»**

- The pipelined module entity is described above.
- In this assignment a module which **calculates result** =  $\mathbf{a}+\mathbf{b}+\mathbf{c}$  shall be implemented.
- In order to meet timing closure at the required frequency, **pipelining** shall be used.
- All input are synchronized to the clock signal clk.
- Reset can be either synchronous or asynchronous.
- The implementation shall be synchronous to the clock signal clk.
- All output should be driven by registers to avoid propagating hazards.
- The computation shall use unsigned arithmetic operation on the operands a, b and c.
- When the start signal is high the computation shall start, and the result\_valid signal shall be high when valid data is present on the result signal.
- Implement the architecture for the pipelined module.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity pipelined is
  port (
    clk : in std_logic;
    rst : in std_logic;
    a : in std_logic_vector(7 downto 0);
    b : in std_logic_vector(7 downto 0);
    c : in std_logic_vector(7 downto 0);
    result : out std_logic_vector(9 downto 0);
    start : in std_logic_vector(9 downto 0);
    start : in std_logic;
    result_valid : out std_logic
    );
end entity pipelined;
```

- We read this as the control signal
   shall be pipelined along with the data
  - It is not necessary to block computation when there is no start signal.
- NOTE: It does not make sense to pipeline unless a, b, c and the control signal follows each other.
  - le: expect new data each clock cycle
- Make your own datapath diagram for this task (2 min)!

15

## Ex2021-pipelining

 VHDL code may come in many flavours:

end process;

end architecture RTL;

Datapath Diagram... to be revealed during lecture

```
architecture RAW of pipelined is
architecture RTL of pipelined is
                                                  signal r c : unsigned(7 downto 0);
begin
                                                  signal r ab : unsigned(8 downto 0);
  pipeline: process(rst, clk) is
                                                  signal r start : std logic;
    variable r_start : std_logic;
                                                begin
    variable r_c : unsigned(7 downto 0);
                                                  r start
                                                                 <= '0' when rst else start when rising_edge(clk);</pre>
    variable r ab : unsigned(8 downto 0);
                                                  result valid <= '0' when rst else r start when rising edge(clk);
  begin
                                                  r_ab <=(others => '0') when rst else ("0" & unsigned(a) + "0" & unsigned(b))
    if rst then
                                                  r c <= (others => '0') when rst else (unsigned(c))
     r start := '0';
                                                  result <= (others => '0') when rst else std_logic_vector("00" & r_c + "0" & r_ab) when rising edge(clk);
     r_c := (others => '0');
                                                end architecture RAW;
     r ab := (others => '0');
     result <= (others => '0');
     result_valid <= '0';
    elsif rising_edge(clk) then
      -- Note: Variables must be used _before_ being
      -- assigned to form registers...
                                                                       the diagram...
     result <= std logic vector("00" & r c + "0" & r ab);</pre>
     result_valid <= r_start;
      r_start := start;
                                                                       Common mistakes:
     r_ab := ("0" & unsigned(a) + "0" & unsigned(b));
     r c := unsigned(c);
    end if:
```

- Getting to this code should be doable when having
  - Forgetting to put c in pipeline before calculating step 2.

when rising edge(clk);


when rising edge(clk);

16

- Believing start shall be valid for 3 clock cycles...
- Attempting SW-style loops(!)...
  - Think of VHDL as a circuit description language...


## FSMs and their diagrams

- Datapath shows
  - Moore vs Mealy machine
  - Synchronizers
  - **—** ...
- State- and ASM diagrams
  - Shows state transitions
    - conditions (and priority)
  - Output
  - Register operations (ASMD)




## State diagram

- States
- Transitions between states
- Beside transition arc:
  - Descision parameter
  - / Mealy output
- Inside bubble:
  - Moore output
- Frequently used, but not always with all parameters.
- Note: Default values often omitted
  - Here: default: x, y = 0 (boolean false)




## **ASM (Algorithmic State Machine) block**

- The **state box** represents a state in the FSM,
  - State based output is shown inside (i.e. the **Moore outputs**).
- The decision box tests an input condition to determine the exit path of the current ASM \_ block.
- A conditional output box ("Mealy box")
  - lists conditionally asserted signals.
  - Can only be placed after an exit path of a decision box
  - (i.e. the **Mealy outputs** that depends on the state and input values).



#### «Datapath» FSM

- Datapath is described by a function rather than a table
  - Counters
  - Mathematical operations
  - Shift registers
  - Etc.
- We usually divide into control FSM and Datapath




# «Register operations» in data-path FSM (FSMD) - and how to deal with it

- Common notations for register operations:
  - on clock edge we increment r1 r1 + r1 + r1
  - on clock edge we update r1 based on a function of register outputs  $\longrightarrow$  r1 ← f(r1,r2)
  - on clock edge, set r1 to r2+r3  $\rightarrow$  r1 ← r2 + r3

This notation can be confusing, as it implies one clock delay if it is put into an ASM chart.


#### Solution:

**Use '←' for datapath only** (not for FSM) Know that '←' implies the use of registers that are not a part of the state machine



## Other drawings or schematics

- System sketches, drawings
  - Usually used to display a concept or an idea
  - Can be anything (vague block diagram..?)
- Circuit diagrams
  - Show how the current flows in a circuit
  - Netlists can be made from VHDL
    - (and then turned into circuit diagrams)





#### **IN3160**

#### **Reset circuits**

Synchronous or Asynchronous reset?





IN3160


UiO • Department of Informatics
University of Oslo

#### **Outline**

- Combinational logic and floating pins
- Why reset?
- Asynchronous reset
- Synchronous reset
- Reset circuits

## Combinational logic and I/O pins

- No need for reset circuitry for CL
  - No values are stored in CL
  - Setting the input will give the desired output
- However... avoid floating gates
  - Floating gates may cause power surges and noise
  - All input pins should be driven
    - Potentially unconnected inputs should be pulled high or low
      - Pull-up or pull-down on PCB or
      - FPGAs may have internal pull up/down circuitry for IO-pins.
        - » Can be a life saver... (Product/ project / etc).




#### Why reset?


- Avoid unpredictable behavior during startup
  - Metastability creating unpredictable results
    - Both in our system and surrounding systems
  - Random register values may lead to undesired or illegal states
    - Lockup states with no exit
    - undesired output can have unpleasant consequenses
- To get out of illegal states
  - Unpredicted behaviour may lead to illegal states
  - Noise
    - Crosstalk / EMP
    - Radiation both thermal and radioactive
    - Floating gates
- ... To ensure verifiable predictability ...

## Synchronous reset

- Externally activated resets are per definition asynchronous
  - Synchronization is needed.
- Synchronous reset 'and flip-flop input
  - Added logic can add to critical path
  - FPGA primitives may have this option built in.
- Reset pulses coming from faster clock domains may be missed entirely.

```
next_q <= '0' when reset else d;
q <= next_q when rising_edge(clk);</pre>
```







#### **Asynchronous reset**

q <= '0' when reset else d when rising edge(clk);

- Asynchronous assertion will always trigger
  - Reset duration must be longer than setup+hold...




- Asynchronous deassertion may cause metastability
  - Deassertion during setup/hold period



## Reset circuit(s)

- Asynchronous assertion,
   Synchronous deassertion
  - Short reset pulses will trigger
  - 2FF mitigates metastability
    - More in clock domain crossing lecture...
- Pitfalls?
  - Hazards => random reset
  - This circuit should not be used unless external reset is hazard-free.
- Multiple sources for reset?
  - Ensure resetpulses are long enough
  - Use Synchronous reset
    - 2FF when crossing domains



```
ff1 <= '0' when ext reset else '1' when rising edge(clk);
ff2 <= '0' when ext reset else ff1 when rising edge(clk);
reset <= not ff2;</pre>
ext reset
ff1
ff2
reset
```

#### **Reset summary**

- External reset is asynchronous
  - Should be synchronized to avoid causing metastability.
- It is OK to use asynchronous reset once synchronized...
  - Once synchronized, synchronous reset is perfect...
    - Some FPGA primitives prefer synch reset only.
- Reset pulse must be long enough for reset circuitry (depends on technology / logic family, not clk frequency..)



Non-FSM example with ASMD diagram (Theory covered earlier)





#### **Example: Decade counter**

end:

```
entity dec_count is
  port (
  Clock,
  Reset,
  Enable,
  Load,
  Mode : in Std_logic;
  Data : in Std_logic_vector(7 downto 0);
  Count : out Std_logic_vector(7 downto 0));
end;
```

Enable	Load	Mode	Next Count
0	0	Х	Data
0	1	0	Count+1 (bin)
0	1	1	Count+1 (dec)
1	Х	Х	Count

```
architecture doulos model solution of dec count is
  constant nibble max : Unsigned(3 downto 0) := "1111";
  constant decade max : Unsigned(3 downto 0) := "1001";
  constant zero nibble : Unsigned(3 downto 0) := "0000";
  constant zero byte : Unsigned(7 downto 0) := "000000000";
  signal 0
                        : Unsigned(7 downto 0);
begin
  process (Clock, Reset)
  begin
    if Reset = '0' then
      Q <= zero byte;
    elsif RISING EDGE (Clock) then
      if Enable = '0' then
        if Load = '0' then
          Q <= Unsigned (Data);
        elsif (Mode = '0' and Q(3 downto 0) /= nibble max) or
               (Mode = '1' and Q(3 downto 0) /= decade max) then
          \bigcirc (3 downto 0) <= \bigcirc (3 downto 0) + 1;
        else
          Q(3 downto 0) <= zero nibble;
          if (Mode = '0' and Q(7 downto 4) /= nibble max) or
              (Mode = '1' and Q(7 downto 4) /= decade max) then
            Q(7 \text{ downto } 4) \le Q(7 \text{ downto } 4) + 1;
            Q(7 downto 4) <= zero nibble;
          end if;
        end if;
      end if;
    end if:
  end process;
  count <= Std logic vector(Q);</pre>
```

#### Critique design

- Readability
  - · Uses negative logic
  - · «Mode» requires explanation
- Portability
  - · Asynchronous reset

#### **Critique implementation**


- Readability
  - Mix of CL and register storage
  - If-based...
  - CL style assignment in clocked process
- Maintainability
  - Not scaleable
  - Duplicate code
    - · For each nibble

#### **Decade** counter

- A new slightly different design:
  - Synchronous reset
  - High and low indicators
  - Hazard free output
    - all output in registers
  - Positive logic
    - enable
    - load
    - decade (nbinary)
    - up (ndown)
  - Generic?
    - Will be bound by 4bit nibble size

- New implementation
  - Separate CL and register assignment
- But first:
  - Diagrams & tables
    - Entity
    - ASMD
      - Algorithmic state machine with data path

#### 8 bit decade counter



- load, up/down, dec/bin
  - Indicates function
- High/low signal


#### Counter

- not considered FSM
  - · State is only by counter value
  - · Input and counter value decides output
    - No real state storage
- More than just counting
  - · Complex decision tree
    - Suitable for data path diagram
    - ASMD for the sake of instruction


enable	load	decade	up	next_count
0	Х	Х	Х	count
1	1	Х	Х	data
1	0	0	1	count+1 (bin)
1	0	0	0	count-1 (bin)
1	0	1	1	count+1 (dec)
1	0	1	0	count-1 (dec)

decade	count	high	low
Х	0x00	0	1
0	0x01-0xFE	0	0
0	0xFF	1	0
1	0x01-0x98	0	0
1	0x99	1	0
1	0xA0-0xFF	1	1

#### **Datapath and ASMD**





- What type of conditional statement is most suited?
  - Count conditions and outputs...



# Decade counter: hi/ lo signals


- Various level of detail
  - Do we need unwrap all details?





```
library IEEE;
 use IEEE.STD LOGIC 1164.all;
 use IEEE.numeric std.all:
entity dec_count is
generic(
   COUNT WIDTH : natural := 8);
                                                               clk
  port(
   clk, reset, enable, load, decade, up : in std logic;
            : in std_logic_vector(COUNT_WIDTH-1 downto 0);
   hi, lo : out std_logic;
   count : out std logic vector(COUNT WIDTH-1 downto 0)
 );
                                                               up
end entity dec count:
architecture RTL of dec count is
  constant DEC MAX : unsigned(3 downto 0) := "1001";
  constant ZERO NIBBLE : unsigned(3 downto 0) := "0000";
  constant NIBBLES : integer := COUNT WIDTH/4;
  signal next_count : unsigned(count'range);
  signal next_hi, next_lo : std_logic;
 alias upper : unsigned(3 downto 0) is next_count(next_count'high downto next_count'high - 3);
  alias lower : unsigned(3 downto 0) is next count(3 downto 0);
begin
  -- registry update
 count <= std_logic_vector(next_count) when rising_edge(clk);</pre>
       <= std_logic(next_hi) when rising_edge(clk);
  hi
        <= std logic(next lo) when rising edge(clk);
  10
  -- non generic part -- -- can also be processed in a loop --
  next hi <= '1' when (and next count = '1') or ( (decade = '1') and ((lower>8) and (upper >8)) ) else '0';
  next lo <= '1' when (nor next count = '1') or ( (decade = '1') and ((lower>9) or (upper >9)) ) else '0';
```

Decade counter example: entity + constants and register decade count high



Reset not part of register storage when synchronous.

lo + '1'

- When checking multiple arguments
  - => break down to boolean clauses with >, <, = or /=

next\_count

next\_count

hi ← '1'

low

0x00

0x01-0xFE

0xFF

0x01-0x98


0x99

0xA0-0xFF

#### **UiO** • Department of Informatics

#### **University of Oslo**

no defaults no reset state input



- Decision tree: one output, several conditions => when else
- There are many ways of performing decade counting
  - Indexing requirements = obstacle when reading.
  - Use mod or rem will be OK but still 4 bit nibble

```
COUNTING: process(all) is
    function count_dec(up: std_logic; dec : unsigned(count'range)) return unsigned is
      variable i_count : unsigned(count'range);
     variable acc : integer;
     variable criteria, nibble : unsigned(3 downto 0);
    begin
      acc := 1
                            when up else -1;
     criteria := DEC_MAX when up else ZERO_NIBBLE;
     nibble := ZERO NIBBLE when up else DEC MAX;
      i count := dec; -- by default use the old value.
     for i in 0 to NIBBLES-1 loop
       if dec(i*4+3 downto i*4) = criteria then
         i_count(i*4+3 downto i*4) := nibble;
                     Note: SW-like trick to create priority.. (Works in synthesis)
        else
         i_{\text{count}} downto i^*4) := dec(i^*4+3 downto i^*4) + acc;
         exit:
        end if;
     end loop;
                           Before going into function details:
      return i count;
   end function;
                           ASM style decision tree is normally easy to implement
  begin
                           Here: up/down used as parameter in function
   next count <=
     (others => '0')
                                      when reset
                                                       else
     unsigned(count)
                                      when not enable else
     unsigned(data)
                                      when load
                                                       else
      count dec(up, unsigned(count))
                                      when decade
                                                       else
      unsigned(count) + 1
                                      when up
                                                       else
      unsigned(count) - 1;
 end process;
end architecture RTL;
```

## Suggested reading

- Diagrams
  - These and earlier lecture notes.

- Reset circuits
  - Steve Kilts: Advanced FPGA Design: Architecture, Implementation and Optimization, 2007, chapter 10.
    - download from university library
       Semesterside for IN3160->"Pensum/litteratur i Leganto"