

IN3160V22 — Oblig 9

Pipelining and bits in arithmetic calculations

Martin Mihle Nygaard <martimn@ifi.uio.no>

1. We have two numbers a and b which is 16 bits each. How many bits is the result of the sum of these two numbers (i.e. $a + b$)?

Let both a and b be 2^{16} , the highest value a 16-bit number can hold.* Then we have:

$$\log_2(a + b) = \log_2(2 \times 2^{16}) = \log_2(2^{17}) = 17.$$

**Or possibly $2^{16} - 1$ if you exclude 0, but it doesn't really matter for the final results, just makes the calculations messier.*

2. How many bits is the result of multiplying these two 16 bits numbers (i.e. $a \cdot b$)?

With a and b as before, we have

$$\log_2(a \cdot b) = \log_2(2^{16} \times 2^{16}) = \log_2(2^{32}) = 32.$$

3. We now have four numbers: a , b , c , and d who are 16 bits each. How many bits is the result of adding all these numbers $a + b + c + d$?

Same logic:

$$\log_2(a + b + c + d) = \log_2(4 \times 2^{16}) = \log_2(2^{18}) = 18.$$

4. We now have a additional number e which is 16 bits. How many bits is the result of $(a + b + c + d) \times e$?

And finally, using the previous result:

$$\log_2((a + b + c + d) \times e) = 18 + \log_2(2^{16}) = 18 + 16 = 34.$$

5. Draw datapath diagrams for `compute` and `compute_pipelined`.

(a) See [Figure 1](#).

(b) See [Figure 2](#).

6. Implement the new module `compute_pipelined` in synthesizable VHDL based on the given compute RTL architecture. The given testbench `tb_compute_pipelined` shall be used to ensure that the `compute_pipelined` architecture works as required.

The code for the module is attached as a separate file, but is also quoted in [Listing 1](#). In my tests, it completed the attached `tb_compute_pipelined.vhd` test bench without issue.




Figure 1: Datapath diagram for the `compute` module. Reset functionality not included. I guess the add operation, `+`, should technically have been a tree of three two-input blocks instead, but I have abstracted this away for simplicity.




Figure 2: Datapath diagram for the `compute_pipelined` module. Reset functionality not included.

Listing 1: Source file `compute_pipelined_rtl.vhd`. Modified from the included `compute_rtl.vhd`. I've tried to put a comment on all my changes, but see [Figure 2](#) for a more intuitive understanding of the new signals I've introduced.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  architecture rtl of compute_pipelined is
6      -- Initialize intermediary signals. I.e first block of registers.
7      signal addresult_i : unsigned(17 downto 0);
8      signal e_i          : unsigned(15 downto 0);
9      signal dvalid_i     : std_logic;
10 begin
11
12     process (rst, clk) is
13         -- `multresult_i` is still a variable, since it's not stored in a
14         -- register, just immediately passed along next logic block. But
15         -- `addresult_i` is now a signal.
16         variable multresult_i : unsigned(33 downto 0);
17     begin
18         if rst = '1' then
19             result <= (others => '0');
20             max    <= '0';
21             rvalid <= '0';
22             addresult_i <= (others => '0'); -- New reset targets here.
23             e_i         <= (others => '0'); -- XXX
24             dvalid_i    <= '0';           -- XXX
25         elsif rising_edge(clk) then
26             if (dvalid = '1') then -- Check `dvalid` for addr. logic
27                 addresult_i <= (unsigned("00" & a) + unsigned("00" & b)) +
28                               (unsigned("00" & c) + unsigned("00" & d));
29                 e_i         <= unsigned(e); -- Propagate next `e`
30             end if;
31             if (dvalid_i = '1') then -- Check `dvalid_i` for mult. logic
32                 multresult_i := addresult_i * e_i; -- Use propagated `e`
33                 if (multresult_i(33 downto 32) = "00") then
34                     result <= std_logic_vector(multresult_i(31 downto 0));
35                     max    <= '0';
36                 else
37                     result <= (others => '1');
38                     max    <= '1';
39                 end if;
40             else
41                 result <= (others => '0');
42                 max    <= '0';
43             end if;
44             dvalid_i <= dvalid; -- Propagate `dvalid`
45             rvalid   <= dvalid_i; -- Propagate `dvalid_i`
46         end if;
47     end process;
48
49 end architecture rtl;

```

7. How many registers/flip-flops are used in the module `compute`?

We need to store the `max`, `result` and `rvalid` signals between clock cycles. These are the output signals. This is $1 + 32 + 1 = 34$ bits (I think).

TODO: Check with Vivado's synthesis tool.

8. How many registers/flip-flops are used in the module `compute_pipeline`?

We need to also store `dvalid_i`, `e_i` and `addresult_i` in addition the same signals as in `compute`. This is $1 + 16 + 18 + [34] = 69$ bits.

TODO: Check with Vivado's synthesis tool.