

IN 3160, IN4160

Combinational building blocks

Yngve Hafting





Messages

Avoid rebooting LISP machines

- Issues with new Redhat kernel & nVidia => black screen when booted
 - Fixing this is work in progress.

Covid update

- Lab supervision on Friday may be canceled/ or zoom only...
 - Lisp is still open.
- 1m requirement is lifted for education

Course Goals and Learning Outcome

https://www.uio.no/studier/emner/matnat/ifi/IN3160/index-eng.html

In this course you will learn about the design of advanced digital systems. This includes programmable logic circuits, a hardware design language and system-on-chip design (processor, memory and logic on a chip). Lab assignments provide practical experience in how real design can be made.

After completion of the course you will:

- understand important principles for design and testing of digital systems
- understand the relationship between behaviour and different construction criteria
- be able to describe advanced digital systems at different levels of detail
- be able to perform simulation and synthesis of digital systems.

Goals for this lesson:

- Know the basic structure and function of widely used combinational structures.
 - Multiplexers
 - Encoders
 - Decoders
 - Arbiter
 - Comparator
 - Shifters
 - ROM

Recap from previous lessons

- Process runs within 1 delta delay.
- Processes are interpreted in a sequence that creates priority for how things happen
 - Last change takes precedence.
- Variables have values based on position, and are updated «within» one process run.
 - Changes to variables are not added to the queue, they take effect immediately.
 - A variable can thus be used with many values within a process...
- Changes to signals are put in the queue of delta delays, so they are not updated within the process.

Today: Building blocks

- About dataflow representations
- Encoders vs Decoders
- Decoder
- Multiplexer
- Encoders
- Arbiters
- Shifters
- Comparators
 - VHDL: dataflow vs RTL examples
- ROM
- RAM

Next lecture:


- Subroutines
- Packages & Libraries
- Clocked statements.

Data flow representations


- Dataflow
 - Matches port/gate schematics
 - Use when this is the only way to achieve desired fuction
 - (speed / area / power).
- high level code is...
 - easier to read,
 - easier to maintain
- Use high level code whenever possible!
- To show how building blocks are made, this presentation uses low level representations
 - Normally we want our code to be at a higher level

Encoders and decoders

Encoders and decoders convert signals from one type to another




- decoder = inverse encoder
- Several types:
 - One hot decoder "n \rightarrow 2ⁿ"
 - Binary encoder "n → $log_2(n)$ "
 - Priority encoder
 - Arbiter
- A 'case' or 'select' statement generally creates encoder logic...



n to 2ⁿ Decoder

- Ex: generic N to 2^N decoder
 - (binary to one hot converter)
- Is at the same time an example of the strict type check in VHDL
 - numeric_std is required for
 - 'unsigned' and 'integer' conversions




```
library IEEE;
 use IEEE.std logic 1164.all;
 use IEEE.numeric std.all;
entity decoder is
 generic(n : positive := 4);
 port(
   a: in std logic vector(n-1 downto 0);
   z: out std logic vector(2**n-1 downto 0)
 );
end entity decoder;
architecture rotate of decoder is
 constant one vector : unsigned(z'range) := to unsigned(1, z'high+1);
begin
  z <= std logic vector(one vector sll to integer(unsigned(a)));
end architecture rotate;
-- signal shift: integer;
-- shift <= to integer(unsigned(a));</pre>
-- z <= std logic vector(one sll shift);
```

Multiplexer


- Multiplexer:
 - n k-bit inputs
 - n-bit one-hot select signal s
 - Multiplexers are commonly used as data selectors


Selects one of n k-bit inputs s must be one-hot b=a[i] if s [i] = 1




University of Oslo

Multiplexer Implementation






k-bit Binary-Select Multiplexer



Selects one of n k-bit inputs s must be one-hot b=a[i] if s [i] = 1

k-bit Binary-Select Multiplexer (Cont)



UiO • Department of Informatics

University of Oslo

```
-- three input mux with one-hot select (arbitrary width)
library ieee;
use ieee.std logic 1164.all;
entity Mux3a is
 generic( k : integer := 1 );
  port( a2, a1, a0 : in std logic vector( k-1 downto 0 ); -- inputs
        s : in std logic_vector( 2 downto 0 ); -- one-hot select
        b : out std logic vector( k-1 downto 0 ) );
end Mux3a;
architecture case impl of Mux3a is
begin
                                                architecture select impl of Mux3a is
  process(all) begin
                                                begin
    case s is
                                                  with s select b <=
      when "001" => b <= a0;
                                                    a0 when "001",
      when "010" => b <= a1;
                                                    al when "010",
      when "100" => b <= a2;
                                                    a2 when "100",
                                                     (others => '-') when others;
      when others => b <= (others => '-');
    end case:
                                                end select impl;
 end process;
end case impl;
```

Can this be implemented using 'select' statement?

Single input vector

QED...

Single output vector...

- (c) 2005-2016 W. J. Dally, T.M. Aamodt,
- (d) 2020 Y. Hafting

Structural Implemention of k-bit Binary-Select Multiplexer

```
-- 3:1 multiplexer with binary select (arbitrary width)
library ieee;
use ieee.std_logic_1164.all;
use work.ch8.all;
entity Muxb3 is
  generic( k : integer := 1 );
  port( a2, a1, a0 : in std_logic_vector( k-1 downto 0 ); -- inputs
        sb : in std logic vector( 1 downto 0 ); -- binary select
        b : out std logic vector( k-1 downto 0 ) );
end Muxb3;
architecture struct impl of Muxb3 is
                                                         a0
  signal s: std logic vector(2 downto 0);
begin
  -- decoder converts binary to one-hot
                                                        an-1
  d: Dec generic map(2,3) port map(sb,s);
  -- multiplexer selects input
  mx: Mux3 generic map(k) port map(a2,a1,a0,s,b);
end struct impl;
                                                                      Decode
```

Encoder: Don't cares vs ordered priority:

```
architecture dont care of priority is
                                                      architecture ordered of priority is
begin
                                                      begin
  with a select y <=</pre>
                                                        y <=
    "00" when "0001",
    "01" when "001-",
    "10" when "01--",
    "11" when "1---",
    "00" when others:
                                                          "00";
  with a select valid <=</pre>
    '1' when "1---" | "01--" | "001-" | "0001", end architecture ordered;
    '0' when others:
end architecture dont care;
```

```
Α3
       A2
               Α1
                       Α0
                              Y1
                                      Y0
                                            Valid
 0
        0
                0
                       0
                               0
                                       0
                                              0
 0
        0
                0
                       1
                               0
                                       0
                                              1
                                       1
 0
        0
                1
                               0
                                              1
        1
                               1
                                       0
 0
                                              1
                               1
                                      1
                                              1
```

```
"11" when a (3) else
   "10" when a (2) else
   "01" when a(1) else
   "00" when a (0) else
valid <= '1' when or a else '0';</pre>
```

Don't cares vs sequential ordered priority

```
architecture mcase of priority is
begin
                                     architecture default if of priority is
  process(a) is
                                     begin
  begin
                                       process(a) is
    --default values
                                       begin
    y <= "00";
                                         --default values
    valid <= '1';</pre>
                                        v <= "00";
    case? a is
                                        valid <= '1';
      when "0001" => y <= "00";</pre>
                                         if a(3) then y <= "11";
      when "001-" => y <= "01";
                                         elsif a(2) then y <= "10";
      when "01--" => y <= "10";
                                         elsif a(1) then y <= "01";</pre>
      when "1---" => y <= "11";</pre>
                                         elsif a(0) then y <= "00";</pre>
      when others => valid <= '0';</pre>
                                         else valid <= '0';</pre>
    end case?:
                                         end if;
  end process;
                                       end process;
end architecture mcase;
                                     end architecture default if;
```

А3	A2	A1	A0	Y1	Y0	Valid
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	-	0	1	1
0	1	-	-	1	0	1
1	-	-	-	1	1	1

_
architecture non_default of priority is
begin
process(a) is
begin
no default values
<pre>if a(3) then</pre>
y <= "11";
valid <= '1';
elsif a(2) then
y <= "10";
valid <= '1';
<pre>elsif a(1) then</pre>
y <= "01";
valid <= '1';
<pre>elsif a(0) then</pre>
y <= "00";
valid <= '1';
else
y <= "00";
valid <= '0';
<pre>end if;</pre>
end process;
end architecture non default;

Benefits:

Test on input (a) is done only once

Pitfalls:

- Easy to forget specifying all outputs for all inputs
- Using if, readability will suffer when complexity grows
- Synthesis on ordered priority..?

UiO • Department of Informatics

University of Oslo

Generic priority encoder

 Note how the priority changes due to the exit statement in the for-loop.


Changing the direction of a'range would also change priority...

```
- (ie (0 to 2**n-1)
```

```
library IEEE;
 use IEEE.std logic 1164.all;
 use IEEE.numeric std.all;
entity priority is
 generic( n : positive);
  port
    ( a : in std logic vector(2**n-1 downto 0);
     y : out std logic vector(n-1 downto 0);
     valid : out std logic
end entity priority;
architecture iterative of priority is
begin
 process (a) is
 begin
   valid <= '0';
                  -- default value
   y <= (others => '0'); -- default value
   for i in a'range loop -- a'range = (2**n-1 downto 0)
     if a(i) = '1' then
       y <= std logic vector(to unsigned(i, n));</pre>
       valid <= '1';</pre>
       exit; -- exit ends the loop..
     end if; -- exit ensures the priority (!) along with
   end loop; -- a'range starting on highest bit. Without
 end process; -- exit y might be overwritten multiple times
end architecture iterative;
```

Arbiter

- Arbiters is used to sort requests for resources
 - interrupt handling in a cpu or microprocessor
 - Finds the least (or most significant) one-bit
 - cascaded vs look-ahead principle
 - VHDL = priority encoder (previous page).
 - Normally we let synthesis tool decide
 - FPGA => mostly LUT based
 - Structural code may bind a solution
 - Is it a critical feature?
 - Does not synthesis provide desired result?




Priority encoder test bench


- The example makes stimuli to a combinational function independent of number of bits
- The attribute x'high gives the highest bit number to the vector x and x'low the lowest bit number


Shifters


- Ex, 4 bit :
 - a) SLL
 - b) SRL
 - c) SRA















Shift operators in VHDL

- The shift operators are defined for bit_vector (originally)
 - and unsigned and signed in numeric_std
- If you are defining shift operators for other types, you have to make so called "overload"-operators
- By overload we mean that there are an already existing operator with the same name, but is written for another data type



```
-- simple shift left operation in VHDL
variable n : positive := 5;
...
a(31 downto n) <= a(31-n downto 0); -- a'high is 31,
a(n-1 downto 0) <= (others => '0'); -- a'low is 0.

-- using sll
a <= std_logic_vector( to_unsigned(a) sll(n) );</pre>
```

Shift operators


- The standard libraries does not define shift operators for std_logic_vector
- The standard synthesis library numeric_std defines two data types which are sub types of std_logic:
 - unsigned
 - signed
 - For these two it exists shift operators (overload)
- Use type casting to go between std_logic_vector and signed / unsigned


```
-- a is std_logic_vector.
a <= std_logic_vector( to_unsigned(a) sll(n) );</pre>
```

Comparators

- Equality '='Magnitude '<', '>'

Equality Comparator







```
-- high level comparator use, IF
if (a = b) then
  p <= q;
else
  p <= (others => '0');
end if;
-- high level comparator use, WHEN ... ELSE
p <= q when (a = b) else (others => '0');
```

Magnitude Comparator


- 'if (a>b) then ...' will infer what you need most of the time

```
Dataflow example.
library ieee;
use ieee.std logic 1164.all;
entity MagComp is
  generic( k: integer := 8 );
  port( a, b: in std_logic_vector(k-1 downto 0);
        gt: out std logic );
end MagComp;
architecture impl of MagComp is
  signal eqi, gti : std logic vector(k-1 downto 0);
  signal gtb: std logic vector(k downto 0);
begin
  eqi <= a xnor b;
  gti <= a and not b;</pre>
  gtb <= (gti or (eqi and gtb(k-1 downto 0))) & '0';
  gt <= gtb(k);
end impl;
```






Read-only memory (ROM)



2-D array implementation




ROM using VHDL

- ROM can be implemented using
 - selected statement
 - case
 - D&H demonstrates this.
 - constants
 - Example next slide
- File IO can be used to store ROM values.
 - Tools may be picky about implementations.
 - We will look into that later.

Example: ROM

```
library IEEE;
  use IEEE.STD LOGIC 1164.all;
  use IEEE.numeric std.all;
entity ROM is
  generic(
    data width: natural := 8;
    addr width: natural := 2);
  port(
    address: in std logic vector(addr width-1 downto 0);
    data: out std logic vector(data width-1 downto 0));
end entity;
architecture synth of ROM is
  type memory array is array(2**addr width-1 downto 0) of
    std logic vector(data width-1 downto 0);
  constant ROM DATA: memory array := (
    8x"00", -- address 3 (from 'left to 'right)
    8x"A5", -- address 2
    8x"5A", -- address 1
    8x"FF" -- address 0
    );
begin
  data <= ROM DATA(to integer(unsigned(address)));</pre>
end architecture synth;
```

- 4 byte ROM example
 - 8 bit data
 - 2 bit address
- We can define array types in VHDL
- Constants are set using :=
- Array data is listed in the sequence given by the type (array) definition
 - Here: (2**addr_width-1 downto 0) => 3, 2, 1, 0
- Indexing requires conversion to integer



UiO • Department of Informatics

University of Oslo

use IEEE.STD LOGIC 1164.all; use IEEE.numeric std.all;

library IEEE;

entity RAM is


generic (

RAM using VHDL

downto 0) of

```
data width: natural := 8;
    addr width: natural := 2
    );
  port(
    address: in std logic vector(addr width-1 downto 0);
    data in: in std logic vector(data width-1 downto 0);
    data write: in std logic;
    data out: out std logic vector(data width-1 downto 0)
    );
end entity RAM;
architecture synth of RAM is
  type memory array is array(2**addr width-1
    std logic vector(data width-1 downto 0);
  signal ram data: memory array :=
    (8x"00", 8x"00", 8x"00", 8x"FF");
begin
  data out <=
    ram data(to integer(unsigned(address)));
  ram data(to integer(unsigned(address))) <=</pre>
    data in when data write; -- else latched
end architecture synth;
```

- 4 Byte RAM example
- Mostly like the ROM example
 - Added write and data in
 - Data is a signal, not constant
- Signals may have default values in synthesis (RAM based FPGAs)
- Writing is latched
 - not strictly combinational



Suggested reading

- D&H 8.1- 8.9 p157-192
- (8.10 PLA -> Architecture)