



Q1

or \$13, \$2, \$6 | beq \$1, \$7, 8 | add \$10, \$4, \$6 | before <17 | before <17



sw \$4, 50(\$7) | bubble (nop) | beq \$1, \$7, 8 | add \$10, \$4, \$6



4.8.1 Pipeline d

ID stage takes the longest (i.e. 350ps)

$$\therefore \text{clock cycle time} = 350 \text{ ps}$$

Non-pipelined

(IF + ID + Ex + MEM + WB)

$$\text{clock cycle time} = (250 + 350 + 150 + 300 + 200) \text{ ps}$$

$$\Rightarrow \text{clock cycle time} = 1250 \text{ ps}$$

4.8.2 LW uses all stages

Non-pipelined

$$\text{total latency} = (250 + 350 + 150 + 300 + 200) \text{ ps}$$

$$\Rightarrow \text{total latency} = 1250 \text{ ps}$$

Pipe-lined

Through put is improved, and latency only depends on the longest stage length.

$$\begin{aligned} \Rightarrow \text{total latency} &= (5 \text{ stages}) \cdot (\text{ID stage}) \\ &= (5) (350 \text{ ps}) \end{aligned}$$

$$\Rightarrow \text{total latency} = 1750 \text{ ps}$$

4.8.3

Since ID stage is the longest, if you split its stage into two new stages, the time for each of those stages will be halved (i.e. $350/2 = 175\text{ps}$).

After the split, the new clock cycle time will depend on the longest stage, which is now MEM stage.

\Rightarrow New clock cycle time after ID split = 300ps

4.8.4

Only "lw" and "sw" instructions deal with data memory.

$$\text{Utilization} = lw + sw = (20 + 15)\%$$

\Rightarrow Utilization = 35%

4.8.5

Only "lw" and "alu" instructions are utilized in this case.

$$\text{Utilization} = lw + alu = (20 + 45)\%$$

\Rightarrow Utilization = 65%

Solution:

4.13.1

	Instruction Sequence	Dependences
a.	I1: SW R16,-100(R6) I2: LW R4,8(R16) I3: ADD R5,R4,R4	RAW on R4 from I2 to I3

4.13.2 In the basic five-stage pipeline WAR and WAW dependences do not cause any hazards. Without forwarding, any RAW dependence between an instruction and the next two instructions (if register read happens in the second half of the clock cycle and the register write happens in the first half). The code that eliminates these hazards by inserting NOP instructions is:

	Instruction Sequence	
a.	SW R16,-100(R6) LW R4,8(R16) NOP NOP ADD R5,R4,R4	Delay I3 to avoid RAW hazard on R4 from I2

4.13.3 With full forwarding, an ALU instruction can forward a value to the EX stage of the next instruction without a hazard. However, a load cannot forward to the EX stage of the next instruction (but can to the instruction after that). The code that eliminates these hazards by inserting NOP instructions is:

	Instruction Sequence	
a.	SW R16,-100(R6) LW R4,8(R16) NOP ADD R5,R4,R4	Delay I3 to avoid RAW hazard on R4 from I2 Value for R4 is forwarded from I2 now

4.13.4 The total execution time is the clock cycle time times the number of cycles. Without any stalls, a three-instruction sequence executes in 7 cycles (5 to complete the first instruction, then one per instruction). The execution without forwarding must add a stall for every NOP we had in 4.13.2, and execution forwarding must add a stall cycle for every NOP we had in 4.13.3. Overall, we get:

	No Forwarding	With Forwarding	Speedup Due to Forwarding
a.	$(7 + 2) \times 250\text{ps} = 2250\text{ps}$	$(7 + 1) \times 300\text{ps} = 2400\text{ps}$	0.94 (This is really a slowdown)

4.13.5 With ALU-ALU-only forwarding, an ALU instruction can forward to the next instruction, but not to the second-next instruction (because that would be forwarding from MEM to EX). A load cannot forward at all, because it determines the data value in MEM stage, when it is too late for ALU-ALU forwarding. We have:

4.13.5

9 cycles

1	IF	ID	EX	MEM	WB				
2		IF	ID	EX	MEM	WB			
3			IF	ID	NOP	NOP	EX	MEM	WB

\downarrow can't get R4 \downarrow can't get

4.13.6

Only ALU-ALU forwarding

Total ex. time = (9 cycles) · (290 ps)

Total ex. time = 2610 ps

No forwarding from before...

Total ex. time = ... = 2250 ps

\Rightarrow speedup = $\frac{2250 \text{ ps}}{2610 \text{ ps}} = 0.86$, so
 it's slower now.