
CSC390 (Computer Org. & Arch.) Exam#2- Spring 2016





Name:

Student ID:

Q1. Let's assume a 4-bit MIPS instruction set architecture (i.e. all the internal registers are 4-bit registers) is executing the following the lines of codes to detect overflow in a signed arithmetic addition operation (\$t0 = \$t1 + \$t2). Tell me what would be the final value of \$t3 after executing the instructions on the following two sets of \$t1 and \$t2 values. Based on the values of \$t3 also decide which case should have overflow.

1 st case	2 nd case
\$t1 = 0100; \$t2 = 0010	\$t1 = 0101; \$t2 = 0111

```
addu $t0, $t1, $t2 # $t0 = sum, but don't trap

xor $t3, $t1, $t2 # Check if signs differ

24 slt $t3, $t3, $zero # $t3 = 1 if signs differ

bne $t3, $zero, No_overflow # $t1, $t2 signs do not match, so no overflow

26

27 xor $t3, $t0, $t1 # signs =: sign of sum match too?

28 # $t3 negative if sum sign different

29 slt $t3, $t3, $zero # $t3 = 1 if sum sign different

30 bne $t3, $zero, Overflow # All 3 signs do not match; no overflow
```

```
2nd Case:
```

$$$t_1 = 0.01$$
 $$t_2 = 0.01$
 $$t_3 = 0.01$
 $$t_4 = 0.00$
 $$t_4 = 0.00$
 $$t_5 = 0.00$
 $$t_6 = 8t_1 + 8t_7 = 1.00$
 $$t_8 = 0.00$

After executing (lines, 23, 24), \$t3=0

Line 25 is not Satisfied

but after executing line 27,

1.e. $$t_0 = 1100$ $$t_1 = 0101$ $$t_3 = x \circ R($t_0,$t_1) = 1001$

thun after line 29, \$ to becomes 1.

1 50, line 30 is satisfied (bne is satisfied)

1.e. Overflow is detected

Q2. IEEE 754 binary representation of floating point numbers is widely used in today's computer systems. Consider the decimal number, $(-0.3125)_{10}$, and represent it in a single precision IEEE 754 format. Show all the steps of your calculation.

$$-0.3125 = -0.0101$$

$$-0.0101 \times 2^{-2}$$
Normalized


... the exponent (8bits) of
$$(-2)$$
 would be -

- represented as

Exponent = bias - 2 = 127-2 = 125

exponent = 0 | 1 | 1 | 0 |

thus, The IEEE 754 representation 15:



Q3. The following lines of codes which calculate the address (index) of a 4x4 matrix X[i][j], where each element is considered as a double precision floating point number (64 bits, i.e. 8 bytes). The code also loads the indexed element in the register pair \$f4. Note that \$s0 and \$s1 represent the i and j indexes, respectively. Register \$a0 contains the base address of X.

What changes you would make in the code so that it can calculate the address (index) of the following 8x8 matrix Y[i][j], where each element in the matrix is a single precision floating point number (32 bits, i.e. 4 bytes). With the changed code and the initial values of \$s0 = 3 and \$s1 = 7, indicate which value of the matrix will be transferred to the register \$f4. Show the details of you calculation.

Sol":


33. SLL
$$\$1_2$$
, $\$50$, 3 # Row length is 8
34. addu $\$1_2$, $\$1_2$, $\$51$
35. SLL $\$1_2$, $\$1_2$, 2 # 32 bit (4 byte)
36. addu $\$1_2$, $\$00$, $\$1_2$
37. tid $\$1_4$, 0 ($\1_2)

$$\begin{array}{ccc}
\Rightarrow & 5_0 & \rightarrow & 1 \\
& 5_1 & \rightarrow & J \\
& \text{Linear Index} &= & 1 \times 8 + J \\
& = & 3 \times 8 + 7 = 31
\end{array}$$


$$50 = 3$$
 $\rightarrow t_2 = 3 \times 8 = 24$
 $51 = 7$ $\rightarrow t_2 = 24 + 7 = 31$
 $511 = 5t_2, 5t_2, 2 \Rightarrow 31 \times 4 = 124$

memory loacation = (124 + \$00)


Q4. Consider the following R-type instruction, add \$s0, \$a1, \$t7, and its corresponding machine code:



Now suppose the instruction is executed in the MIPS processor as shown in the following figure. Highlight the different control signals and multiplexer inputs that will be activated during the execution process of the above add instruction. Also indicate the buses where different portions of the machine code and the result of \$a1+\$t7 can be found.




Q5. Pipelining is an implementation technique in which multiple instructions are overlapped in execution to improve the performance by increasing the instruction throughput of the system. However, there are situations in pipelining when the next instruction cannot execute in the following clock cycle. These events are called hazards. There are three different types of hazards, such as structural, data, and control hazards. Consider the following lines of codes and determine where you could have possible hazards. Also indicate the types of Hazard.



In MIPS, structural
hazard is avoided
by using two seperate
memories.

To support the pipelining operation, MIPS processors use **pipeline-register**, in between the pipeline stages. There are four pipeline registers (IF/ID, ID/EX, EX/MEM and MEM/WB registers) in the MIPS architecture (as shown in the following figure). Pipeline registers temporarily hold the control signals and register numbers to facilitate the data forwarding or bypassing, an efficient way of overcoming the data hazards.

Write a short notes on how you can detect the above data hazards by comparing the pipeline registers (such as EX/MEM.RegisterRd, ID/EX.RegisterRs and ID/EX.RegisterRt registers) and using the pipeline-register control signals (such as EX/MEM.RegWrite, MEM/WB.RegWrite).



structural Hazard

The data hazard in between 1st and 2nd Instructions
Can be detected by Comparing:

If (Ex/MEM. Register Rd = 0)

and (Ex/MEM. Register Rd = ID/Ex. Register Rs))

and (Ex/MEM. Register Rd = ID/Ex. Register Rs))

Instruction; and (\$t_2), \$51, \$52; Sub\$54, \$t_2), \$53

The data hazard in between 1st and 3rd instruction can be detected by comparing:

If (MEM/WB. Reg Write and (MEM/WB. Register Rd = 0)

and (MEM/WB. Register Rd = ID/Ex. Register Rt)

Instraction: and (\$\frac{1}{2}\), \$\frac{5}{1}\, \$\frac{5}{2}\; Or \$\frac{5}{7}\; \$\frac{5}{6}\, (\$\frac{1}{2}\)