Due: 03/23/2018 by 11:00PM on Blackbaord

SOLUTION

- Q1. (Read chapter#3 (pages 178-182) of your text book before you solve the following questions)
 - (a) MIPS assembler generates an exception error when overflow occurs in mathematical operation of signed numbers. Write a MIPS assembly language program that will check overflows during the element by element addition between the array elements (signed numbers) of two vectors A and B and store the results in C vector. If overflow occurs the code will store 0xFFFFFFFhex in the corresponding memory location of the C vector, otherwise store the actual addition results.

Consider the following vectors A and B and store the results C vectors in your coding:

SOLUTION:

```
#Detecting Overflow in signed addition # HW#7(Q#2_a)
```

.data

A: .word 100000000, 2000000000, 2000000000, -1000000000, -2000000000 B: .word 100000000, -1000000000, 100000000, -1000000000, -1000000000

C: .space 20 #allocting spce for storing results

.text

la \$s0, A # Load Address of A la \$s1, B # Load Address of B la \$s2, C # Load Address of C li \$s3, 0 # Starting index of i

li \$t5, 5 # Loop bound

li \$s4,0xffffffff # Overflow Indicator

loop:

lw \$t1, 0(\$s0) # Load A[i]
lw \$t2, 0(\$s1) # Load B[i]

addu \$t0, \$t1, \$t2 # \$t0 = sum, but don't trap
xor \$t3, \$t1, \$t2 # Check if signs differ
slt \$t3, \$t3, \$zero # \$t3 = 1 if signs differ
bne \$t3, \$zero, No_overflow # \$t1, \$t2 signs ? so no overflow

xor \$t3, \$t0, \$t1 # signs =; sign of sum match too?

\$t3 negative if sum sign different slt \$t3, \$t3, \$zero # \$t3 = 1 if sum sign different bne \$t3, \$zero, Overflow # All 3 signs ?; go to overflow


No_overflow: sw \$t0, 0(\$s2) addi \$s0, \$s0, 4 # Go to A[i+1] addi \$s1, \$s1, 4 # Go to B[i+1] addi \$s2, \$s2, 4 # Go to C[i+1] addi \$s3, \$s3, 1 # Increment index variable bne \$s3, \$t5, loop # Compare with Loop Bound j End

Overflow:

sw \$s4, 0(\$s2) # Store 0xffffffff in C addi \$s0, \$s0, 4 # Go to A[i+1] addi \$s1, \$s1, 4 # Go to B[i+1] addi \$s2, \$s2, 4 # Go to C[i+1] addi \$s3, \$s3, 1 # Increment index variable bne \$s3, \$t5, loop # Compare with Loop Bound

End:

Output Print Screen:



(b) Write a MIPS assembly language program that will check overflows during the element by element addition between the array elements (unsigned numbers) of two vectors A and B and store the results in C vector. If overflow occurs the code will store 0x00000000 in the corresponding memory location of the C vector, otherwise store the actual addition results.

Consider the following vectors A and B and store the results C vectors in your coding:

SOLUTION:

```
#Detecting Overflow in unsigned addition # HW#7_Q1(b)
```

.data

C: .space 20 #allocting spce for storing results

```
.text
la $s0, A # Load Address of A
la $s1, B # Load Address of B
la $s2, C # Load Address of C
li $s3, 0 # Starting index of i
li $t5, 4 # Loop bound
li $s4,0x00000000 # Overflow Indicator
```

... +0 ,/0...0000000 ... 0 10...011010


addi \$s2, \$s2, 4 # Go to C[i+1] addi \$s3, \$s3, 1 # Increment index variable bne \$s3, \$t5, loop # Compare with Loop Bound j End

Overflow:


sw \$s4, 0(\$s2) # Store 0xffffffff in C addi \$s0, \$s0, 4 # Go to A[i+1] addi \$s1, \$s1, 4 # Go to B[i+1] addi \$s2, \$s2, 4 # Go to C[i+1] addi \$s3, \$s3, 1 # Increment index variable bne \$s3, \$t5, loop # Compare with Loop Bound

End:

Output Print Screen



Q2. The following Circuit performs the multiplication of two 32-bit unsigned binary numbers and produces a 64-bit result. Figure 1 shows the three steps multiplication algorithm that the circuit performs to produce the result. Suppose, you are assigned to design a 5-bit multiplier circuit which will perform the multiplication of the two 5-bit unsigned numbers $A=(11011)_2$ and $B=(10011)_2$ and produce a 10-bit result. Draw the necessary hardware and show the results produced in each iteration of your algorithm. Hints: see figure 3.6 (page 187) of our text book.







Figure 1

SOLUTION:






Figure 2

Iteration	Step	Multiplier	Multiplicand	Product
0	Initial Value	10011	0000011011	000000000
1	1a: 1=> prod=prod+Mcand	10011	0000011011	0000011011
	2: Shift left Multiplicand	10011	0000110110	0000011011
	3: Shift right Multiplier	01001	0000110110	0000011011
2	1a: 1=> prod=prod+Mcand	01001	0000110110	0001010001
	2: Shift left Multiplicand	01001	0001101100	0001010001
	3: Shift right Multiplier	00100	0001101100	0001010001
3	1: 0 => no operation	00100	0001101100	0001010001
	2: Shift left Multiplicand	00100	0011011000	0001010001
	3: Shift right Multiplier	00010	0011011000	0001010001
4	1: 0 => no operation	00010	0011011000	0001010001
	2: Shift left Multiplicand	00010	0110110000	0001010001
	3: Shift right Multiplier	00001	0110110000	0001010001
5	1a: 1=> prod=prod+Mcand	00001	0110110000	100000001
	2: Shift left Multiplicand	00001	1101100000	100000001
	3: Shift right Multiplier	00000	1101100000	1000000001

11011 → 27

10011 →19

27x19 = 513 → 100000001

Q3 (a). The optimized version of the hardware and its corresponding algorithm is shown in figure 2. Note that the right half of the product register is now initialized with the multiplier.

Suppose, you are assigned to design a 5-bit multiplier circuit which will perform the multiplication of the two 5-bit signed numbers $A=(11011)_2$ and $B=(01011)_2$ and produce a 10-bit result. Draw the necessary hardware and show the results produced in each iteration of your algorithm. Hints: see slide 13 of the Chapter_03.ppt posted on the Blackboard.




Figure 3

SOLUTION: Next Page




Figure 4

Steps	Multiplicand	Product
Initial Value	11011	0000001011
1a	11011	1101101011
2,3	11011	1110110101
1a	11011	1100010101
2,3	11011	1110001010
1	11011	1110001010
2, 3	11011	1111000101
1 a	11011	1100100101
2,3	11011	1110010010
1	11011	1110010010
2, 3	11011	1111001001

 $11011 \rightarrow -5$; $01011 \rightarrow 11$; $-5x11 = -55 \rightarrow 1111001001$

Q3 (b). Verify that the above can also be used to perform the multiplication of the two 5-bit **unsigned** numbers $A=(11011)_2$ and $B=(01011)_2$ and produce a 10-bit result. Show the results produced in each iteration of your algorithm

SOLUTION:

Step	Multiplican	Product
	11011	00000 01011
1a	11011	11011 01011
2,3		01101 10101
1a	11011	01000 10101
2,3		10100 01010
1a	11011	10100 01010
2,3		01010 00101
1a	11011	00101 00101
2,3		10010 10010
1a	11011	10010 10010
2,3		01001 01001

The result is 01001010012

Q4. To improve the execution speed of the above multiplier circuits, a Fast Multiplication Hardware, as shown in figure 3, is designed using (n-1) adder circuits, which perform the multiplication of two n-bit numbers and produces the 2n-bit result. Suppose, you are assigned to design a 5-bit Fast Multiplication Hardware circuit which will perform the multiplication of the two 5-bit unsigned numbers $A=(11011)_2$ and $B=(10011)_2$ and produce a 10-bit result. Draw the necessary hardware and show the results produced in step of the multiplication process.

Fast Multiplication Hardware

- Unroll the addition "loop"
- Use 31 32-bit adders
- Each adder produces
 32-bits and a carry-out
- The least significant bit of each intermediate sum is a bit of the product.
- The other 31 bits and the carry-out are passed along to the next adder.




Figure 5

$$A = (11011)_{2} \rightarrow (27)_{10}$$

$$B = (10011)_{2} \rightarrow (19)_{10}$$

$$(513)_{10} \rightarrow (100000000)_{2}$$

$$5-bit \quad \text{multiplication, so we need four 5-bit addess}$$

$$Mc \text{ and } = 11011; \quad \text{multiplication}$$

$$mplest \cdot \text{ Meand maple on Mand maples 4 maples 3 maples 1}$$

$$mplest \cdot \text{ Mand four maples 1}$$

$$mplest \cdot \text{ Mand four maples 2. Mand four maples 4 maples 3 maples 4}$$

$$mplest \cdot \text{ Mand four maples 6.0000}$$

$$mplest \cdot \text{ Mand four maples 6.00000}$$

$$mpl$$

Resulf

01 > (513)10

10000000