



Q1

or \$13, \$2, \$6 | beq \$1, \$7, 8 | add \$10, \$4, \$6 | before <17 | before <17



sw \$4, 50(\$7) | bubble (nop) | beq \$1, \$7, 8 | add \$10, \$4, \$6



#### 4.8.1 Pipeline d

ID stage takes the longest (i.e. 350ps)

$$\therefore \text{clock cycle time} = 350 \text{ ps}$$

Non-pipelined

(IF + ID + Ex + MEM + WB)

$$\text{clock cycle time} = (250 + 350 + 150 + 300 + 200) \text{ ps}$$

$$\Rightarrow \text{clock cycle time} = 1250 \text{ ps}$$

#### 4.8.2 LW uses all stages

Non-pipelined

$$\text{total latency} = (250 + 350 + 150 + 300 + 200) \text{ ps}$$

$$\Rightarrow \text{total latency} = 1250 \text{ ps}$$

Pipe-lined

Through put is improved, and latency only depends on the longest stage length.

$$\begin{aligned} \Rightarrow \text{total latency} &= (5 \text{ stages}) \cdot (\text{ID stage}) \\ &= (5) (350 \text{ ps}) \end{aligned}$$

$$\Rightarrow \text{total latency} = 1750 \text{ ps}$$

4.8.3

Since ID stage is the longest, if you split its stage into two new stages, the time for each of those stages will be halved (i.e.  $350/2 = 175\text{ps}$ ).

After the split, the new clock cycle time will depend on the longest stage, which is now MEM stage.

$\Rightarrow$  New clock cycle time after ID split = 300ps

4.8.4

Only "lw" and "sw" instructions deal with data memory.

$$\text{Utilization} = lw + sw = (20 + 15)\%$$

$\Rightarrow$  Utilization = 35%

4.8.5

Only "lw" and "alu" instructions are utilized in this case.

$$\text{Utilization} = lw + alu = (20 + 45)\%$$

$\Rightarrow$  Utilization = 65%

# 4.13

a.) sw R16, -100(R6)

lw (R4), 8(R16)

add R5, (R4), (R4)

} data hazard

4.13.1

In line 1, R6 is destination and R16 is written in WB stage (offset by -100)

In line 2, R4 is destination register and R16 offset by +8 is written in WB stage (and rt)

In line 3 there is a hazard; source register R4 is unavailable before WB stage from line 2  
∴ only 1 dependency

## 4.13.2

Data hazard between line 2 and 3

sw R16, -100(R6)

lw (R4), 8(R16)

add R5, (R4), (R4)

} data hazard

sw R16, -100(R6)

lw R4, 8(R16)

NOP  
NOP

add R5, R4, R4

9 cycles total

IF ID EX MEM WB

IF

ID

EX

MEM WB

1  
2  
NOP  
NOP

nop

nop  
nop

nop  
nop

nop  
nop

nop  
nop

nop

nop

4.13.3

7 cycles

1	IF	ID	EX	MEM	WB				
2		IF	ID	EX	MEM	WB			
3			IF	ID	EX	MEM	WB		

With forwarding, one stage must be forwarded to get R4 value before WB stage in line 2.

4.13.4

Without forwarding

$$\frac{\text{total ex. time}}{9 \text{ clock cycles}} = 250 \text{ ps} = \boxed{2250 \text{ ps}}$$

with full forwarding

$$\frac{\text{total ex. time}}{7 \text{ clock cycles}} = 300 \text{ ps} = \boxed{2100 \text{ ps}}$$

$$\text{speedup} = \frac{2250 \text{ ps}}{2100 \text{ ps}} = 1.07$$

so

it's a slight speedup

4.13.5

9 cycles

1	IF	ID	EX	MEM	WB				
2		IF	ID	EX	MEM	WB			
3			IF	ID	NOP	NOP	EX	MEM	WB

can't get R4      can't get

4.13.6

Only ALU-ALU forwarding

$$\text{Total ex. time} = (9 \text{ cycles}) \cdot (290 \text{ ps})$$

$$\boxed{\text{Total ex. time} = 2610 \text{ ps}}$$

No forwarding from before...

$$\text{Total ex. time} = \dots = 2250 \text{ ps}$$

$$\Rightarrow \boxed{\text{speedup} = \frac{2250 \text{ ps}}{2610 \text{ ps}} = 0.86}$$

, so

it's slower now.