1. and <u>\$t2</u>, \$s1, \$s2

2. sub \$s4, <u>\$t2</u>, \$s3

3. or \$s7, \$s6, \$t2 4. add \$t7, \$t2, \$t5 5. beq \$t2, \$s8, exit 6. sw \$s9, 100(\$t2)

Data hazards will occur at instruction (2) and (3) because their register "\$t2" depend on the preceding "and" instruction. Control hazards will occur at instruction (6).

instruction (2)	instruction (3)
EX hazard	MEM hazard
EX/MEM.RegWrite = true	MEM/WB.RegWrite = true
EX/MEM.RegisterRd $\neq 0$	MEM/WB.RegisterRd ≠ 0
EX/MEM.RegisterRd = ID/EX.RegisterRs	MEM/WB.RegisterRd = ID/EX.RegisterRt