University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 120: Introduction to Computing

Storing a Bit: the Gated D Latch

Everything So Far Has Been Combinational Logic

So far, we have talked only about combinational logic.

Combinational logic allows us to solve the following type of problem:

- given a set of bits as input,
- how can we combine them to produce other sets of bits (Boolean expressions)?

But where do the input bits come from?

Now Let's Look at Sequential Logic

Today, we will start to look at sequential logic.

Sequential logic

- stores bits as state, and
- its behavior depends on the state (the values of the stored bits),
- just like the behavior of a C program can depend on the current values of variables.

A Dual "Inverter" Loop Serves a Specific Purpose

What is a 1-input NAND gate?


An inverter / NOT.

Remember the gate structures?



It has no inputs!

How can we analyze it?



Start Solving by Picking a Value for Some Variable

First, write a truth table.


Then pick a value.

Say
$$\mathbf{Q} = \mathbf{0}$$
.




$$P = 1$$
.

Which implies what about Q? Q = 0 (be sure to check!).



Trace Logic Values to Find Stable States

We say that this state (Q = 0, and P = 1, as shown in the truth table) is **stable** because the values do not continue to change forever.



What if we instead pick Q = 1?


In that case, what is P?

And what does P = 0 imply for Q? Again, be sure to check stability.


Q	P
0	1
1	0

The Dual-Inverter Loop Stores One Bit

We say that this circuit is **bistable** because it has **two stable states** (bi- = two).



But ... how do we set a value?



Q	P
0	1
1	0

Use an Extra Input to Set the Bit Q

Let's add an input.

We will call it S'.



The new input has no effect! (green is the previous truth table)

What if
$$S' = 0$$
?

$$Q = 1!$$
 And $P = 0$.

So S' Sets the bit Q to 1.

S'	Q	P
0	1	0
1	0	1
1	1	0

Active Low Inputs are Named with "Bar" (NOT)

Why did we call the input S'?

(Call it "S bar," by the way.)

The action induced by S',

- to S(et) the bit Q,
- occurs when S' = 0 (S' is low).

We say that the input S' is active low.

And we name it S' instead of S to indicate how the input should be used.


What About Resetting Q to 0?

So we can set Q = 1.

But ... what if we want Q = 0?

Keep flipping the power on and off until we get lucky? (Maybe not.)

Any ideas?



S'	Q	P
0	1	0
1	1	0
1	0	1

Use an Extra Input to Reset the Bit Q

Another input? Sure.

We will call it **R**'.


What happens when R' is 1?

The new input has no effect! (green is the previous table)

What if R' = 0 and S' = 1?

P = 1! And Q = 0.

So R' Resets the bit Q to 0.




An R'-S' Latch Consists of Two NAND Gates

This circuit has a name!

It's an **R'-S' latch** ("R bar, S bar latch").

Store a 1 bit by lowering S' to 0.

Store a **0** bit by lowering **R'** to 0'.



Avoid Setting Both S' and R' to 0 Simultaneously


What if we set both S' and R' to 0 at the same time?

$$Q = 1$$
 and $P = 1$.


But when we raise the inputs, we may leave the stored bit in either state.

Or, worse, the loop may not settle into digital voltages (metastable).

Do NOT lower both at once!




Extra Gates Prevent the Forbidden Input Combination



We can add a couple more NAND gates to prevent setting both S' and R' to 0.

Let's check the truth table. D R'S'QP
SoQstores D...
0 0 1 0 1

We Can Simplify the Design to Copy D to Q




There's an easier way to implement such a circuit, though...

So Q stores D...

D	R'	S'	Q	P
0	0	1	0	1
1	1	0	1	0

Extra Inputs Control Copying of D to Q



Let's add more inputs to the new gates, too.

Now our design only copies **D** to **Q** when **WE** = 1.

WE	D	R'	S'	Q	P
1	0	0	1	0	1
1	1	1	0	1	0

The Circuit Can Also Store a Bit

What happens when WE = 0?


The circuit stores the last bit from **D** (same truth table

as before!).

This circuit is called a gated D latch.


WE	D	R'	S'	Q	P
1	0	0	1	0	1
1	1	1	0	1	0
0	x	1	1	0	1
0	x	1	1	1	0

This Design is Called a Gated D Latch



Symbolically, a **gated D latch** is drawn as shown here.

Notice that **P** has been replaced by **Q**', since they are always complements of one another.



University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 120: Introduction to Computing

The Clock Abstraction


Latches Can be Used Directly for Sequential Systems

Many high-speed designs are based on latches.

A set of latches serves as input to combinational logic.

The outputs are stored in latches.


And so forth. (Eventually making a loop.)



Complemented Inputs are Usually "Free"

Now you can understand why **complemented** inputs are usually "free" (do not require inverters to generate).

If inputs come from latches, we can simply connect wires to the **Q** or to the **Q'** outputs.




A Clock Signal is Idealized as a Square Wave

A **clock signal** is used to drive the **WE** inputs of the latches.

The clock is (ideally) a **square wave**.


So a 4 GHz clock repeats:

- 0.125 nanoseconds at 0V,
- \circ 0.125 nanoseconds at V_{dd} .



Sets of Latches Alternate Write Enable Sense

Alternating sets of latches accept input in alternating clock phases (low and high).



Reality is Substantially More Challenging

Ideally, the clock

- is a square wave, and
- edges arrive at all latches at the same time.

In the real world,

- there are no square waves, and
- "at the **same time**" is **not meaningful** (an effect of special relativity).

We will use a simpler abstraction.


And leave the problem of **clock skew** (timing of clock edges) to the circuit designers.

Assume Flip-Flops and a Common Clock in Our Class

In particular, we combine consecutive sets of latches into "flip-flops" (as shown below),

and only allow combinational logic between flip-flops.


no combinational logic here



Our Class Uses only One Type of Flip-Flop


Design below (symbol to right) shows

• a master-slave implementation (using two gated D latches) of



o a positive-edge-triggered D flip-flop.

Note the use of a triangle for the clock input.



What Does the Name Mean?

A "flip-flop" stores one bit, and changes value once each clock cycle.

A "D flip-flop" accepts the bit to store using a D(ata) input.

"Positive-edge-triggered" means that the flip-flop's value changes on the rising edge (low to high) of the clock signal.

Our Simplifying Assumptions Imply Discrete Time

So what does our use of flip-flops and ignoring clock skew imply?

Discrete time!

Time is an integer.


Each clock cycle is one unit of time.

Flip-flops copy their **D** inputs to their **Q** outputs on the rising edge of the clock.

Between integer values of time, we assume that nothing changes.

Our Flip-Flop Stores a New Bit on Each Rising Clock Edge

Let's see how our flip-flop works internally. Remember that X is between the two latches.



Our Flip-Flop Stores a New Bit on Each Rising Clock Edge

In our class, all of your designs for sequential systems will be **clocked synchronous sequential circuits**. These assume use of

- flip-flops (for us, positive-edge-triggered D flip-flops) and
- a common (synchronous) clock signal.

Components such as latches and flip-flops are examples of **sequential feedback circuits**. You should understand how they work, but we don't expect you to design any.