Lecture 15 In-Class Worksheet


1 Learning Objectives

This worksheet is based on Lumetta course notes section 2.5. After completing this lesson, you will know how to:

- [S15-1] Use an adder to build a unsigned and two's complement subtractor circuit.
- [S15-2] Use an adder/subtractor for unsigned and two's complement comparison.

2 Subtractors from Adders


As discussed in the Lumetta course notes (Sec. 2.5.1), we can build a subtractor circuit using a n-bit adder by inverting the subtrahend and providing 1 as the initial carry in, as shown on the right. When operating on integers in unsigned representation, inverting and adding 1 is equivalent to providing $2^n - Q$ as the B input to the adder, giving result $D = P + 2^n - Q = 2^n + P - Q$. If P < Q then $D < 2^n$, so the carry out of the adder will be 0. (Recall that the carry out is just bit n of the result.) On the other hand, if $P \ge Q$, then $D \ge 2^n$, so the carry out will be 1. This means that the carry out bit tells us the result of subtraction would be negative (an overflow condition): if the carry out bit is 0, then the result would be negative, and if the carry out is 1, the result is positive and representable as an unsigned n-bit number.



3 Unsigned Comparison Using Adders

We can use a subtractor to build a comparator. As discussed in the previous section, for two integers in unsigned representation, if P < Q, subtracting P - Q as described above will produce a carry out of 0 from the adder, and if $P \ge Q$, then the carry out will be 1. We can use this fact to build an unsigned comparator.

Q1. Build an unsigned comparator using an adder configured for subtraction that behaves like the Unsigned Greater-Than comparator from the Lecture 14 Worksheet, reproduced below.



4 Two's Complement Comparison Using Adders

For integers in two's complement representation, overflow is indicted by:

$$\overline{P_{n-1}} Q_{n-1} D_{n-1} + P_{n-1} \overline{Q_{n-1}} \overline{D_{n-1}}.$$

We can also use an adder configured for subtraction to compare two's complement numbers. Let P and Q are two integers in two's complement representation. What does the result of subtraction P-Q tell us?

- No overflow. If there was no overflow, then the sign tells us whether P-Q is negative or not. If P-Q is negative, then P < Q. If P-Q is zero or positive (sign bit is zero), then $P \ge Q$.
- **Overflow.** If overflow occurs, then we need to know in which direction the overflow occurred: whether the result was too large in the negative direction $(P-Q < -2^{n-1})$ or in the positive direction $(P-Q \ge 2^{n-1})$. The first case happens when P is negative and Q is positive; the sign bit of the result D is then 0 (the result appears nonnegative). The second case happens when P is zero or positive and Q is negative, and the sign bit of the result D is 1 (the result appears negative).

Q2. Derive the logic formula for the condition P > Q as a function of the sign bit N of the result and a signal V that signals two's complement overflow (V = 1 means overflow) for the operation Q - P.

5 General Comparison using Subtraction

It is common for an Arithmetic and Logic Unit (ALU), such as one in a CPU, to produce the following signals along with the result itself:¹

Sig.	Meaning	
N	Sign bit of the result	
Z	Result is zero (Z=1) or non-zero (Z=0)	
V	Two's complement overflow (V=1) or not (V=0)	
C	Carry out	

Combined with arithmetic operations, these can be used to perform many kinds of comparisons.

Q3. Fill in the table below with an arithmetic operation and a logical expression using the signals N, Z, V, and C to detect the conditions P = Q, $P \neq Q$, P > Q, $P \geq Q$, P < Q, $P \leq Q$ for unsigned and two's complement values.

Cond.	Oper.	Unsigned	Two's Complement
P = Q			
$P \neq Q$			
P > Q	Q-P	\overline{C}	$N \oplus V$
$P \ge Q$			
P < Q			
$P \leq Q$			

¹The ALU in the LC-3 CPU does not do this.