University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 220: Computer Systems & **Programming**

> Introduction and Overview Fall 2019

ECE 220: Computer Systems & Programming © 2016-2018 Steven S. Lumetta. All rights reserved.

Digital Systems are Comprised of Seven Layers

The colors indicate the typical basis for each layer

- human language /
- software
- digital hardware

(figure based on Patt & Patel Ch. 1)

Problems/Tasks Algorithms Computer Language Machine/Instruction Set Architecture (ISA) Microarchitecture

Devices

Circuits

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

elido 2

Our Class Builds Upwards from ECE120

ECE220 is here! In ECE120, you learned to build a computer from bits and gates.

Future classes (CS225/374)

Your future work!

Problems/Tasks Algorithms Computer Language Machine/Instruction Set Architecture (ISA) Microarchitecture Circuits **Devices**

What is ECE220?

- Teach a systems perspective that includes both hardware and software (and math!)
- ECE culture and goals
- Expectations of engineers
- Lifelong learning necessary
- Understand and identify tradeoffs
- International group—leverage it!
- Academic reality and grade philosophy

ECE 220: Computer Systems & Programming

© 2016-2018 Steven S. Lumetta. All rights reserved

slide 3

slide 1

ECE 220: Computer Systems & Programming

© 2016-2018 Steven S. Lumetta. All rights reserved.

slide 4

Our Staff



Prof. Yuting Chen (<u>Course</u> <u>Coordinator</u>)

ywchen@illinois.edu Phone: (217) 300-2813 Office: 3064 ECEB



Prof. Volodymyr Kindratenko kindrtnk@illinois.edu Phone: (217) 265-0209

Office: 3044 FCFB and

3050E NCSA



ubhowmik@illinois.edu Phone: (217) 300-4257 Office: 2054 ECEB



Prof. Thomas Moon tmoon@illinois.edu

Graduate Teaching Assistants

lou-Jen Liu (Head TA), Xingkai Zhou, Andrew Chen, Xiaohao Wang, Liz Li, Emily Moog, Huizi Hu

Undergraduate Course Aides

ECE 220: Computer Systems & Programming

© 2018 Steven S. Lumetta. All rights reserved.

slide 5

Where to Find Information

Start with the web page!

One way: remember this link https://wiki.illinois.edu/wiki/display/ece220

Another way:

- $\circ\,\mathrm{type}$ "ECE 220" into Google
- ofollow first link that comes up

ECE 220: Computer Systems & Programming

© 2016-2018 Steven S. Lumetta. All rights reserved.

slide 6

Read Web Page and Piazza Every Day

On the web page:

- announcements from course staff
- course information and timing
- assignments, exams, and due dates
- reference materials

On Piazza:

- ask any non-personal questions here
- do not post answers

Workload Includes Machine Problems

Machine Problems (MPs) every week

- programming assignments
- \circ usually due **Thursdays**
- FIRST MP: Thursday, September 5th
- \circ submit via GitHub at UofI
- you are responsible for testing!

ECE 220: Computer Systems & Programming © 2016-2018 Steven S. Lumetta. All rights reserved. slide 8

Workload Also Includes Exams

6 programming quizzes (at CBTF)

- each designed to take 50 minutes
- Dates are posted on the course schedule page

2 midterm exams

- each designed to take 1.5 hours
- Thursday, October 3
- Thursday, November 7

Final exam

Expect to be here until Thursday, December

© 2016-2018 Steven S. Lumetta. All rights reserved.

slide 9

Let Us Know About Conflicts Early

University has clear rules for conflicts (online)

- Midterms: Section 3-202 of Student Code
- Finals: Section 3-201 of Student Code

Finals rules

- depend on class sizes;
- oif you can't tell, ask someone in advising.

If you have a conflict, let us know early! (at least one week before the exam)

ECE 220: Computer Systems & Programming

ECE 220: Computer Systems & Programming

© 2016-2018 Steven S. Lumetta. All rights reserved.

elido 10

And Workload Includes Labs

In discussion section (aka lab), you will...

- solve programming problems
- related to concepts from lecture
- and somewhat relevant to your MPs.

How Will We Grade?

MPs: 15%

Quizzes: 20%

Midterm 1: 20%

Midterm 2: 20%

Final Exam: 25%

Late Policy for MPs: -2 pts per hour until Saturday night. We will grade ONLY

your last submission.

slide 11 slide 12 ECE 220: Computer Systems & Programming © 2016-2018 Steven S. Lumetta. All rights reserved. ECE 220: Computer Systems & Programming © 2016-2018 Steven S. Lumetta. All rights reserved.

Get to Know Your Fellow Students

Say "hi" to the person next to you in lecture, discussion, lab. Go ahead, try it now. Really! Don't Cheat!

See Section 1-402 of the UIUC Academic code.

In lab and MP assignments in our class, you can work with other students.

• It's ok to talk and help each other understand, but it's not ok to give/share/lend/copy/allow someone to copy code/answers.

However, all quizzes and exams however are **individual assignments!**

ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016-2018 Steven S. Lumetta. All rights reserved.

slide 13

ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016-2018 Steven S. Lumetta. All rights reserved.

elido 14

Your Guide to the Slides

The title gives the main point.

Definitions and key messages in bold blue.

Parameters and variables in bold green.

Other colors used on a per-slide basis.

University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 220: Computer Systems & Programming

Von Neumann model

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 15 ECE 220: Computer Systems & Programming © 2016-2018 Steven S. Lumetta. All rights reserved. slide 1

The von Neumann Model Includes a Memory

memory

In 1946, John von Neumann invented

- a model for computer organization
- in which a computer comprises five parts.

One part is memory:

- The same as you've seen.
- · One operation per cycle: read or write.
- The computer's instructions (program) are stored in the memory.

memory

MAR MDR

The memory uses two registers to manage data:

- The Memory Address Register (MAR) holds the address on which the memory operates (to read or to write).
- The Memory Data Register (MDR) holds the bits read from the memory, or the bits to write to the memory.

ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 2

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

The Memory Uses Two Registers: MAR and MDR

elido 3

A Computer Contains a Processing Unit

A computer also contains a processing unit,

memory

MAR MDR

processing unit

Typical word sizes today are 32 and 64 bits.

which performs all operations.

and defines

the word size for the computer, the number of bits used in most computations.


The Processing Unit Includes an ALU and a Register File

The processing unit makes use of an Arithmetic Logic Unit (ALU) to handle the

operations.

memory

MAR MDR



The register file is faster but smaller than memory.

The processing unit also contains a **register file** for temporary storage of values.

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 4 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 5

The Register File is Fast but Small

The register file contains (surprise!) registers.

Registers use flip-flops and share a clock with the ALU.

Registers are thus

- ofaster than SRAM, and
- much faster than DRAM (usually off-chip).

But usually there are **only tens or a hundred registers** (again for speed reasons).

As you might expect, the registers in the register file are named with bits.

ECE 220: Computer Systems & Programming


© 2016 Steven S. Lumetta. All rights reserved.

slide 6

Black Arrows Represent Data Moving Amongst Elements

Data moves between the processing unit and memory.

The black arrows represent data.




ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

slide 7


A Computer Needs Methods for Input and Output

A computer also needs the ability to **get input** from outside, and to **deliver results** to the external world.



For example, a keyboard, monitor, mouse, disk, printer, network, and so forth.

The von Neumann Model Includes Input and Output



The von Neumann model includes both input and output.

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 8 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

The Fifth Element of the von Neumann Model

I said five components, right?

What's missing?

One control unit to rule them all!

The control unit (an FSM) uses two registers:

- The Program Counter (PC) holds the address of the next instruction.
- The Instruction Register (IR) holds the bits of the current instruction.




ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

slide 10

The Control Unit (FSM) Controls All Other Elements




ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 11

The von Neumann Model Consists of Five Parts



University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 220: Computer Systems & Programming

LC-3

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 12 ECE 220: Computer Systems & Programming © 2016-2018 Steven S. Lumetta. All rights reserved. slide 1

Build an LC-3 Processor as a von Neumann Machine

Let's talk about a specific von Neumann machine.

The Little Computer-3 (LC-3) ISA

- was developed by Patt & Patel
- as an educational tool.

As Yale (Patt) says, it took them three tries to get it right, hence LC-3.

In our class, we will build up towards the LC-3 microarchitecture in Appendix C of P&P.

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved

slide 2

The LC-3 Memory is $2^{16} \times 16$ -Bit

memory MAR MDR

Let's start again with the memory. In the LC-3 ISA.

Call this number X.

- memory has 216 addresses, and
- 16-bit addressability.

And call this Y.

How many bits in the MAR, X or Y? X (16)

How many bits in the MDR? Y (also 16)


ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved

elido 3

The LC-3 ALU Supports ADD, AND, and NOT Operations

The ALU in the LC-3 supports three operations: ADD, AND, and NOT.




And remember DeMorgan's Law: A+B = [A'B']'

What if someone wants another function? Apply logical completeness.

The LC-3 Register File Has Eight Registers

The register file contains eight registers.



The "R" is just for humans. of course.

Guess what their names are...

Donner, Blitzen...


No. R0 through R7.

slide 4 slide 5 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

The LC-3's Word Size is 16 Bits

The LC-3's word size is 16 bits.

The ALU operates on 16-bit operands.




Each register in the register file stores 16 bits.

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

slide 6

The LC-3 Includes a Keyboard and a Display



The LC-3 has one **input** device: **a keyboard**. And one **output** device: **a monitor/display**.

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

elido 7

keyboard input uses two registers

- **Keyboard Status Register (KBSR)** used to handshake when a key arrives
- **Keyboard Data Register (KBDR)** used to delivers keystrokes, coded as **ASCII**

Using these registers is a topic for next lecture (see Ch. 8-9 of Patt & Patel).

display output also uses two registers

- Display Status Register (DSR) used to handshake (processor must wait for the display!)
- Display Data Register (DDR) used to send characters to print, coded as ASCII

Again, using these is a topic for next lecture (see Ch. 8-9 of Patt & Patel).

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 8 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

The LC-3 Also Has a Control Unit

Recall that

- the **program counter (PC)** stores the address of the next instruction, and
- ∘ LC-3 memory is **2**^X×**Y-bit**, where **X** and **Y** are both 16.

How many bits in the PC, X or Y? X (16)



ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

slide 10

What About the IR?

Recall that the **instruction register (IR)** stores the encoded bits of the instruction being executed.

How many bits in the IR?




ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

elido 11

A Datapath for an LC-3 Processor



University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 220: Computer Systems & Programming

LC-3 ISA

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 12 ECE 220: Computer Systems & Programming © 2016-2018 Steven S. Lumetta. All rights reserved. slide 1

What About the IR?

How do we encode instructions? The ISA defines a representation.

Instructions may require a variable number of bits (as in x86).

However, in the LC-3 ISA, every instruction requires 16 bits.

This design choice is **deliberately equal to the addressability of the memory** so that each memory location holds one instruction.

So, yes, the IR requires 16 bits.

Encoding Instructions

How do we represent instructions?

With bits, of course!

Instructions are encoded using a representation defined by the ISA.

The LC-3 ISA uses 16 bits

to encode instructions.

That's a big representation!

ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 2

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

elido 3

The LC-3 ISA Has Three Kinds of Instructions

The LC-3 ISA has three kinds of instructions:

- 1. operations (with the ALU)
- **2. data movement** (registers to/from memory)
- 3. control flow (conditionally change the PC)

Let's look at each kind in turn.

The LC-3 Supports Three Operate Instructions

The LC-3 ALU is capable of three operations.

The ISA includes one opcode for each operation: ADD, AND, and NOT.

Each operation uses

- one source register and
- \circ one destination register.

The second operand (for ADD and AND only) allows a choice of **addressing modes**:

- **register** (another register) or
- **immediate** (a number stored in the instruction).

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 4 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

ADD and AND Have Two Addressing Modes IR[5] is the mode bit for the second operand. mode opcode DR SR1 destination source register register 1 0001 ADD 0101 AND source register 2 immediate (5-bit 2's complement) imm5

What Can We Do with Immediate Mode?

Add small numbers

- o +1
- 0 _

• (anything from -16 to +15).

Mask out high bits

- AND 1
- AND 3

Mask out low bits

- AND -2 (xFFFE)
- AND -4 (xFFFC)

Put 0 in a register! (AND 0)

ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 6


ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 7

Second Operand Bits are All 1 for the NOT Instruction

For NOT, IR[5:0] must be 1.



(NOT only has one input operand.)

Loads and Stores Have Four Addressing Modes

Data movement instructions

are of two types:

- loads (from memory to register)
- **stores** (from register to memory)

The LC-3 ISA supports **four addressing modes** for data movement instructions.

opcode

SR/DR

addr. generation


source/ destination register address generation bits

ter

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 8 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

PC-Relative Addressing Adds an Offset to the PC

The first addressing mode is **PC-relative**.



ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

slide 10

Example of PC-Relative Addressing

What does this instruction (at memory address x1480) do?

In RTL: R3
$$\leftarrow$$
 M[PC + SEXT16(x09)]

What is PC?

Again, since execution occurs after **FETCH**, **PC in this case is x1481**. So...

$$R3 \leftarrow M[x148A] (NOT x1489!)$$

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

elido 11

Time for a Quiz!

What's stored at a memory address?

Bits. (16 of them, yes.)

How do we name a memory address?


Bits. (Again 16 of them.)

So we can

use the bits at a memory address to name another memory address!

Indirect Addressing Accesses Memory Twice

The second addressing mode is **indirect**.



Indirect mode reads the address for the load/store from a PC-relative address.

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 12 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

What Purpose Does Indirect Mode Serve?

Primarily to make you realize that

- the bits at a memory address
- can **point to** a memory address.

The concept of a **pointer**


- (just another word for a memory address)
- is critical for understanding more complex representations in many programming languages (such as C).

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

slide 14

Base + Offset Mode Uses Another Register

The third addressing mode is **base + offset**.



Base + offset mode **uses another register** to generate the address for the memory access.

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

elide 15

Base + Offset Mode Enables Wider Memory Access

PC-relative and indirect addressing


- can only generate
- addresses within a 9-bit offset
- \circ of the instruction address (-256 to +255)
- (Indirect addressing can access any location, but the address has to be stored near the LDI/STI.)

Base+Offset enables access to any address by using another register.

But how do we get an address into a register?

Immediate Addressing Loads a Nearby Address

The fourth addressing mode is **immediate**.



LEA stands for "load effective address":

- address generation is PC-relative, but
- memory is not accessed (so not really data movement).

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 16 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

Control Flow Instructions Conditionally Change PC

After executing an instruction at address A, the LC-3 next executes the instruction at address A + 1, then A + 2, and so forth.

So far, we have seen **operations** and data movement instructions.

But how can we do things like if statements and loops?

We need another kind of instruction to manage **control flow**.

Control flow instructions conditionally change the PC. LC-3 ISA Provides Three Condition Codes: N, Z, and P

The LC-3 maintains three 1-bit registers called condition codes.

These are based on the last value written to the register file (by operations or by loads).

N: the last value was **negative**

Z: the last value was **zero**

P: the last value was **positive**

Obviously, exactly one of these three bits is 1 in any cycle.

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

elido 18

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

elido 19

Conditional Branch BR* Conditionally Changes PC

Let's start with conditional branch, BR.


BEN: PC

PC + SEXT16(PCoffset9)

The calculation of **BEN**, the **branch enable condition**, is specified in the opcode's name.

For example, **BRnp** has the **n** and **p** bits set in the instruction, while the **z** bit is zero.

Calculation of the Branch Enable Condition



BEN: PC

PC + SEXT16(PCoffset9)

The **BEN** condition is calculated

- in the **DECODE** state
- based on instruction bits n, z, p and
- condition codes **N**, **Z**, and **P**:

$$BEN \leftarrow nN + zZ + pP$$

Examples of Branch Condition Names

Let's consider a few examples...

BRnz branch if not positive

BRnzp branch always

BRnp branch if not zero

Note: by convention, **BR** means **BRnzp** (unconditional branch), not "do nothing."

JMP Instruction Copies Any Register to the PC

Branch target addresses are limited.

The **BR** instruction only has a **9-bit offset**:

• PC is the BR address + 1, and

• add another -256 to +255.

What if we want to change **PC** to something farther from the current instruction?

Use a JMP (jump) instruction!* The RTL is

PC ← BaseR

*Look up the encoding if you need it.

ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 22


ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

elido 23

Use TRAP to Invoke Operating System Services

One more instruction: TRAP.



The TRAP instruction invokes operating system services.*

The specific service depends on **vector8**.

*For a detailed explanation of the mechanism, read Ch. 8 & 9 of Patt and Patel, or wait for ECE220.

TRAP Functions Available in the LC-3 OS

| TRAP | | |
|-------------|----------|-----------------------------|
| vec# | mnemonic | effect |
| ×20 | GETC | read one ASCII character |
| 2120 | 0210 | from keyboard into R0 |
| ×21 | OUT | write one ASCII character |
| AZI | 001 | from R0 to display |
| x 25 | HALT | end program (return control |
| | | to the "operating system") |

For more detail, see p. 543 of Patt and Patel.

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 24 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

Do NOT Use R7 in Your ECE220 LC-3 Programs

Obviously,

- if you invoke the **GETC** trap,
- whatever bits were in R0 are lost.

Not so obviously,

- any **TRAP** will change **R7**.
- Do NOT use R7 for our class.

(Again, see Ch. 8 and 9 of Patt and Patel if you want to know why.)

University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 220: Computer Systems & Programming

LC-3 Assembly Language

ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 26

ECE 220: Computer Systems & Programming

 $\ \, \odot$ 2016-2018 Steven S. Lumetta. All rights reserved.

elide 1

Review Our Process for Programming

- **Step 1:** Figure out the instruction sequence.
- **Step 2:** Map instructions and data to memory addresses.
- **Step 3:** Calculate and fill in relative offsets.
- Step 1 is hard.
- Steps 2 and 3 are ... counting.

That's the fun part!

But maybe some of us might get bored.

Can a Computer Help Us Program?


Step 1: Figure out the instruction sequence. We have do this part (computers are dumb).


Step 2: Map instructions and data to memory addresses.

Step 3: Calculate and fill in relative offsets

We can program a computer to do these.

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 2 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.





Examples of LC-3 Assembly Language Here are a couple of examples... INFLOOP BRnzp INFLOOP; get it? LD R3, INFLOOP Labels name memory locations.

Assembly Language Supports Directives and Pseudo-Ops

Assembly language also supports*

- directives, which provide information to the assembler, and
- **pseudo-ops**, which are shortcut notation for various types of bits.

*Most people do not distinguish between these two elements of assembly language.

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 6 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

LC-3 .ORIG Directive Must Appear Once at Start

The .ORIG directive tells the assembler where to start writing bits in memory.

For example:

.ORIG x3000

This directive

- must appear exactly once in any assembly file, and
- must appear before any lines that generate bits (only comments can precede .ORIG).

LC-3 .END Directive Ends the File

The .END directive tells the assembler to stop reading the file.

For example:

. END

Any lines after the .END directive are ignored by the assembler.

Generally, one should always **put it** at the end of the file to avoid confusion.

Note that .END is NOT a HALT (TRAP x25).

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

slide 8

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

elide 9

LC-3 .BLKW Directive Skips Over Memory Locations

The .BLKW directive tells the assembler to leave blank words in memory.

For example:

.BLKW #30

skips 30 memory locations.

Do not assume that these locations are filled with 0s.

(Although they will be by the **LC-3** assembler, not all assemblers do so.)

When Would One Use .BLKW?

Remember when we wrote code

- to read a number from the keyboard
- and store the typed value in memory?

That's one case in which we use .BLKW:

- We need a place in memory.
- But we don't need it initialized.

ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 10 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 11

LC-3 .FILL Pseudo-Op Allows Us to Write Specific Bits

What if we want to write data bits into memory?

The .FILL pseudo-op tells the assembler to write a specific 16-bit value into the next memory location.

For example:

.FILL xFFD0

writes the bits 1111 1111 1101 0000 into the next location.

ECE 220: Computer Systems & Programming

slide 12

LC-3 .STRINGZ Pseudo-Op Allows Us to Write Strings

The .STRINGZ pseudo-op tells the assembler to write a NUL-terminated ASCII string into memory.

For example:

.STRINGZ "Hello!"

ASCII characters (zero-extended to 16 bits) are written into consecutive memory locations, and followed by a NUL (x00) in another memory location.

© 2016 Steven S. Lumetta. All rights reserved.

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

elido 13

.STRINGZ Always Writes a NUL

Don't forget that .STRINGZ always writes a **NUL** after the **ASCII** characters in the string.

So the number of memory locations needed is the number of characters + 1.

How many memory locations for ...

.STRINGZ "One..." ? 7

? 5 .STRINGZ "Two?"

? 2 .STRINGZ "3"

Use Traps by Name in LC-3 Assembly Language

The **LC-3** assembler also supports pseudo-ops for **TRAP** instructions.

The ones that you have seen* are...

GETC : TRAP x20

OUT ; TRAP x21

HALT ; TRAP x25

*Patt & Patel p. 543 has a couple more.

slide 14 slide 15 ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved.

University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering

ECE 220: Computer Systems & **Programming**

MP1

© 2016-2018 Steven S. Lumetta. All rights reserved.

slide 1

Time to Write A Program

Let's say that we want to do the following:

- given an **ASCII** string (a sequence of characters terminated by a NUL, ASCII x00),
- count the occurrences of each letter (regardless of case), and
- count the number of non-alphabetic characters.
- And print this as a histogram

ECE 220: Computer Systems & Programming

slide 3

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

slide 2

Let's Develop a Flow Chart


Ready?

My work here is done.


Now you can apply systematic decomposition.

What's a histogram?

A function on a set of categories.



Letter Frequency Counting Flowchart



ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

slide 4

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.


Writing the Letter Frequency Program in Assembly Let's get started... Let's start our code here. ORIG x3000 ; I don't feel like writing ; initialization yet. In assembly, ; I can come back later with no ; worries. The assembler will ; recalculate offsets.


© 2016 Steven S. Lumetta. All rights reserved.

ECE 220: Computer Systems & Programming

slide 5

Labels Make Programming Much Easier Let's write the counting part... Make up a name: we'll need to come back. LDR R2,R1,#0 COUNTLOOP Just make up a name! BRz DONE We can even Found the end write that code first! of the string. Where do we go? DONE HALT Assembler will calculate the BRz offset for us! ECE 220: Computer Systems & Programming © 2016 Steven S. Lumetta. All rights reserved. slide 6





Increment the Non-Alphabetic Bin

What's next? Compare with capital A.

We could add this name now or later.

NON ALPHA LDR R6,R0,#0

ADD R6, R6, #1

STR R6,R0,#0

Done with this character. Where to?

BRnzp GETNEXT

Again, just make up a name!

Place Data After the Code (But Before .END!)

What about data? After the code...

NUM BINS .FILL #27

NEG AT .FILL xFFC0

STR START .FILL STRING

HIST .BLKW #27

STRING .STRINGZ "Example."

Now, we can easily place the histogram and string behind the code.

ECE 220: Computer Systems & Programming

© 2016 Steven S. Lumetta. All rights reserved.

slide 9

ECE 220: Computer Systems & Programming

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 10