




Warehouse gate-course flight




1. ROS · clears gate G1 · t=2.5s








2. ROS · crashes into crate · t=4.7s



3. XPU-RT · gate G3 · t=9.8s



4. XPU-RT · gate G4 + person · t=11.8s



Combined onboard K1 schedule — XPU-RT balances 8 cores and fits the frame; ROS pins 6 cores, serial YOLO overruns → backlog → crash

