

A

B

C

D

Title		
Size	Number	Revision
C		
Date: 2/21/2026	Sheet of:	
File: C:\Users\...\Main.SchDoc	Drawn By:	

1

2







3

4



5

6

A



B



C

Title		
Size	Number	Revision
C		
Date: 2/21/2026 File: C:\Users\...\SODIMM.SchDoc	Sheet of 1	Drawn By:

1

2

3

4

5

6

D

1










2

3

4

5

6

3V3 PWR**LDO****1V8 PWR****SOC LDO****1V0 PWR****Test points****POT****Power In****Power LEDs**

Title		
Size	Number	Revision
C		
Date: 2/21/2026 File: C:\Users...\PowerSchDoc	Sheet of 1	Drawn By:

1

2


3

4


5

6


AMD Kintex 7 160T FPGA




FPGA Power








Decoupling Caps




FPGA USB Debug




DRAM0**DRAM Power****DRAM Pullup****DRAM1****DRAM Decoupling**

Taken from Proteus K7


Title		
Size	Number	Revision
C		
Date: 2/21/2026	Sheet of:	Drawn By:
File: C:\Users\...\DDR_SchDoc		




USB Debug




Level Shifters (Flash)




Flash




Level Shifters (JTAG)



SoC Power LEDs



Boot Select / Reset




POWER




Title		
Size	Number	Revision
C		
Date: 2/21/2026 File: C:\Users\...\SoC.SchDoc	Sheet of 1	Drawn By:


Level Shifting - DSP24




Level Shifter Pullups




BUTTON




GPIO




LED



I₂C



UART



Title		
Size	Number	Revision
C		
Date: 2/21/2026 File: C:\Users...\Breakout_SOCSchDoc	Sheet of 1	Drawn By:

J1

