


# HIL flight phase diagram — the onboard schedule sets the command rate, which decides fly vs crash

## XPU-RT sustains 204 Hz (deep in the safe zone); ROS static-partition sustains only 81 Hz (on the crash frontier)



Real Isaac flights, in-sim zero-order-hold latency injection (a slower schedule → longer ZOH hold → fewer command refreshes/sec). Not live FPGA/K1 co-sim.