Skip to content
An Agile Chisel-Based SoC Design Framework
Scala C Makefile Shell C++ Python Other
Branch: master
Clone or download
Latest commit 61ca6fa Oct 16, 2019
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
.circleci also check firesim Oct 15, 2019
.githooks ignore docs using a github webhook Aug 30, 2019
docs Merge remote-tracking branch 'origin' into dev Oct 12, 2019
generators [FireChip] Remove by3 clock division FASED config Oct 13, 2019
project make firrtl-interpreter a submodule instead of depending on external … Sep 11, 2019
scripts fix spacing in init-submodules-no-riscv-tools.sh Oct 16, 2019
sims Bump FireSim Oct 13, 2019
software Add symlink to firemarshal to software/firemarshal. Marshal still lives Oct 3, 2019
tests Add Verilog MMIO GCD peripheral example Sep 26, 2019
toolchains Merge remote-tracking branch 'origin/dev' into addMarshal Oct 6, 2019
tools make firrtl-interpreter a submodule instead of depending on external … Sep 11, 2019
vlsi Bump hammer, which now includes readthedocs Oct 11, 2019
.ciignore ignore docs using a github webhook Aug 30, 2019
.ctags makefile changes/split | add scripts Apr 15, 2019
.ctagsignore makefile changes/split | add scripts Mar 12, 2019
.gitignore toolchains: Flatten esp-tools submodule Oct 2, 2019
.gitmodules Merge remote-tracking branch 'origin/dev' into addMarshal Oct 6, 2019
.readthedocs.yml readthedocs fix May 15, 2019
CHANGELOG.md typo Oct 11, 2019
CONTRIBUTING.md Update CONTRIBUTING.md Oct 11, 2019
LICENSE LICENSE year Oct 11, 2019
README.md specify opening an issue Oct 11, 2019
build.sbt update build.sbt for sha3 to build midastargetutils | have midas prin… Oct 10, 2019
common.mk add literal references | cleanup firrtl-transform-docs [ci skip] Sep 25, 2019
variables.mk Merge pull request #221 from ucb-bar/comment-sim-files Sep 3, 2019

README.md

CHIPYARD

Chipyard Framework CircleCI

Using Chipyard

To get started using Chipyard, see the documentation on the Chipyard documentation site: https://chipyard.readthedocs.io/

What is Chipyard

Chipyard is an open source framework for agile development of Chisel-based systems-on-chip. It will allow you to leverage the Chisel HDL, Rocket Chip SoC generator, and other Berkeley projects to produce a RISC-V SoC with everything from MMIO-mapped peripherals to custom accelerators. Chipyard contains processor cores (Rocket, BOOM), accelerators (Hwacha), memory systems, and additional peripherals and tooling to help create a full featured SoC. Chipyard supports multiple concurrent flows of agile hardware development, including software RTL simulation, FPGA-accelerated simulation (FireSim), automated VLSI flows (Hammer), and software workload generation for bare-metal and Linux-based systems (FireMarshal). Chipyard is actively developed in the Berkeley Architecture Research Group in the Electrical Engineering and Computer Sciences Department at the University of California, Berkeley.

Resources

Need help?

Contributing

You can’t perform that action at this time.