Navigation Menu

Skip to content
This repository has been archived by the owner on Nov 14, 2020. It is now read-only.

Commit

Permalink
change up gitignore rules
Browse files Browse the repository at this point in the history
  • Loading branch information
zhemao committed Feb 8, 2017
1 parent 9ed41fc commit adb8c80
Show file tree
Hide file tree
Showing 3 changed files with 7 additions and 12 deletions.
2 changes: 2 additions & 0 deletions .gitignore
Expand Up @@ -2,3 +2,5 @@
target
*.jar
*.stamp
/vsim
/verisim
8 changes: 3 additions & 5 deletions verisim/.gitignore
@@ -1,5 +1,3 @@
simulator-*
generated-src/
verilator/
DVEfiles/
*.log
!.gitignore
!Makefile
!Makefrag-verilator
9 changes: 2 additions & 7 deletions vsim/.gitignore
@@ -1,7 +1,2 @@
/DVEfiles
/csrc
/simv-*
/output
/generated-src
/ucli.key
/vc_hdrs.h
!Makefile
!.gitignore

0 comments on commit adb8c80

Please sign in to comment.