



Crystal




Clock Selection

default use crystal (R1 jumped)




Signal Patch

NOT gate fixing MOSI polarity





MOSFET magic fixing SDA and SCL polarity

SDA and SCL requires bidirectional flip from open-collector to open-drain




SODIMM Connection



SODIMM Layout: https://atta.szlscs.com//upload/public/pdf/source/20180612/C225725_24F8E3125FAF536DE50EBBF33D1AD3EA.pdf
JTAG Signal Pull Rules: <https://www.intel.com/content/www/us/en/docs/programmable/683546/current/pull-up-and-pull-down-of-jtag-pins-during.html>



pulling the necessary signals with very weak pull-down to ensure correct operation in minimal setup

TF Card Slot





TITLE: Sheet_3		REV: 1.0
	Company: Your Company	Sheet: 1/1
	Date: 2022-12-16 Drawn By: T-K-233	