







1.8V



1.5V (VBAT)



0.9V (VREF)



Title		
Size	Number	Revision
A		
Date:	10/12/2021	Sheet of
File:	C:\Users\jpower\SchDoc	Drawn By:

1

2

3

4

A

A

B


B

C

C

D

D



Title			
Size	Number		Revision
A			
Date:	10/12/2021	Sheet	of
File:	C:\Users\...\ground.SchDoc	Drawn By:	










1

2









3

4

## JTAG Connector




Title	Size	Number	Revision
A	10	1	1.0
B	10	1	1.0
C	10	1	1.0
D	10	1	1.0




Title		
Size	Number	Revision
A		
Date:	10/12/2021	Sheet of
File:	C:\Users\jrf\app\SchDoc	Drawn By:

## 20MHz Generation



## 2MHz Generation



Title		
Size	Number	Revision
A		
Date:	10/12/2021	Sheet of
File:	C:\Users\...\clocking.SchDoc	Drawn By: