
CREECelerator

Composable Hardware Generators for Disaggregated Storage Systems

Bob Zhou, Kyle Kovacs, Vighnesh Iyer, Tan Nguyen EE290C Fall 2018 Dec 5, 2018 Final Presentation

What We Built

- Composable accelerators for storage in a disaggregated datacenter
- Compression
 - Increases SSD endurance
- Encryption
 - Ensures security of stored data
- ECC
 - Protects data against corruption
- Interconnect
 - Ties everything together with common abstractions and interfaces



Interconnect

- Minimal system bus that can bridge to existing testchipip BlockDevice, or a generic stream bus (AXI4-Stream), or any memory mapped bus (TL)
 - In hindsight, we should have just used AXI4-Stream and a modified architecture

```
case class BusParams(maxBeats: Int, maxInFlight: Int, dataWidth: Int)
class Header(val p: BusParams) extends Bundle {
  val len = UInt()
 val id = UInt()
class Data(val p: BusParams) extends Bundle {
  val data = UInt()
 val id = UInt()
class CREECBus(val p: BusParams) extends Bundle {
  val header = Decoupled(Header(p))
 val data = Decoupled(Data(p))
```

Compression

Problem: SSDs degrade over time

Endurance is based on number of read/write cycles


Goal: increase SSD lifetime by decreasing total physical I/O cycles


Method: Compress data before it hits the disk

- For the purposes of this project, a simple compression algorithm was used
 - Differential + run-length encoding

Differential Encoding


- Byte sequences are transformed into [initial value, differences]
- Reversible transformation
- Prepares the data for run-length encoding
- Converts any sequence of repeated bytes to a sequence of zeros






Run-Length Encoding

- "Runs" of zeros are transformed into [0, # additional zeros]
- Reversible transformation
- After differential, compresses runs of up to 256 repeated values into just 3 bytes




Problem With Run-Length Encoding

- A problem occurs when you have a single zero
 - It expands to 2 bytes
- In practice, this only works well for a specific type of data
 - Data like ASCII text, JPEG images, or other files do not compress well with this method



System Integration

- To interface with the system bus, the block must accept headers and data
- In the case of compression, the output header can only be sent after the data is compressed and the final length is determined




ECC: Reed-Solomon code

RS(n, k, b) Generator


- n: number of output symbols
- k: number of input symbols
- b: bitwidth of a symbol

Note: **block-level** parity scheme!

Capacity: correct up to (n-k)/2 symbols




CREEC RS Encoder block



CREEC RS Decoder block

RS Encoder



Linear-Feedback Shift-Register


#Registers == #parity symbols

Arithmetic operations are performed in Galois Finite Field

- Addition: XOR operation
- Multiplication: XOR + bitmask+ shift operations

No carry generated!

RS Decoder



> 20x expensive than Encoder!


Fixes up to (n-k)/2 input symbols

Key Equation Solver: **polynomial division** (Modified Euclidean Algorithm)


Syndrome computation, Chien Search, Error Correction: polynomial evaluation

Inversion operation (in Error Correction) is on the critical path


Polynomial evaluation (Horner's method)



```
class PolyCompute(
  p: RSParams,
  numCells: Int,
  numInputs: Int,
  reverse: Bool
)
```




Encryption: AES Encryption




One AES Encrypt Stage
AES runs this 9 times, with a few extra substages before and after

Encryption: AES 128 ECB


- Separate Compute blocks for encrypt and decrypt, with a shared key schedule generator
- Shared Key schedule generator reduces area and compute costs
- Iterative approach is easier to design and performance competitive with pipelined approached



Encryption: Key Generation




KeyExpansion



Iterative Key Generation

Encryption: Top Integration with CREECBus



Encryption Block Diagram


Encryption: Brief Results

- Test latency and critical path are as expected
- Cipher area dominated by SBox Luts
- Key generation area dominated by key registers
- Future work: SBox reutilizations, explorating other operating modes, and time-interleaved performance

	Instance	Module	Cells
1	Itop	I	10781
2	AESTOD	AESTopFullTimeInterleave	9360
3	keygen	KeyScheduleTimeInterleave	1858
4	rcon gen	IRCON	3
5	roundkey gen	KevExpansion	352
5	encrypt	AES128TimeInterleaveCompute	3545
	stage0 addRoundKey		1 18
3	stage0_addRodHdRey	AESCipherStage 1	912
,	sub byte	SubByte 2	640
Θ	mix columns	MixColumns 1	1 144
1	I MM0	MixColumnsMM 7	36
2	I MM1	MixColumnsMM 6	36
3	I MM2	MixColumnsMM 5	36
4	I MM3	MixColumnsMM 4	36
5	add round key	AddRoundKey 7	1 128
6	AESStage	AESCipherStage	912
7	sub byte	SubByte 1	640
8	sub_byte mix_columns	MixColumns	1 144
9	I MM0	MixColumnsMM 1	36
9	I MM1	MixColumnsMM 2	36
1	I MM2	MixColumnsMM 3	
22	I MM3	MixColumnsMM	36
			36
23	add_round_key	AddRoundKey_2	128
24	stage10	AESCipherEndStage	768
25	sub_byte	SubByte	640
26	add_round_key	AddRoundKey_3	128
27	decrypt	InvAES128TimeInterleaveCompute	3957
28	stage0	InvAESCipherInitStage	768
29	add_round_key	AddRoundKey4	128
80	inv_sub_byte	InvSubByte_1	640
31	InvAESStage	InvAESCipherStage1	1064
32	add_round_key	AddRoundKey6	128
33	inv_mix_columns	InvMixColumns1	296
34	MM0	InvMixColumnsMM7	74
35	MM1	InvMixColumnsMM6	74
36	MM2	InvMixColumnsMM5	74
37	MM3	InvMixColumnsMM_4	74
88	inv_sub_byte	InvSubByte2	640
39	stage9	InvAESCipherStage	1064
10	add_round_key	AddRoundKey_5	128
1	inv mix columns	InvMixColumns	296
2	MMO	InvMixColumnsMM_1	74
3	MM1	InvMixColumnsMM 2	74
4	MM2	InvMixColumnsMM_3	74
5	MM3	InvMixColumnsMM	74
6	inv sub byte	InvSubByte	640
7	stage10	AddRoundKey	18
18	encrypt FSM	AESCREECBUSFSM 1	357
19	decrypt FSM	AESCREECBUSFSM	357

Software Modeling / RTL TLM

- Transaction-level modeling (TLM) enables unified stimulus to be used to drive and compare software and RTL algorithm implementations
- We designed a TLM framework in Scala and implemented SW models
- We integrated Chisel testers2 to create CREECBus drivers and monitors



Transaction-Level Modeling

- Transactions are abstract; they represent a chunk of data (and/or control)
- High-level transactions are
 - Bus-agnostic (can work on AXI4-Stream or CREECBus)
 - Bus-parameterization **agnostic** (can be driven on a 64-bit/128-bit bus)

```
trait Transaction
abstract class CREECT extends Transaction
case class CREECHighT(data: Seq[Byte]) extends CREECT
```

- All our software models operate on high-level transactions
- RTL doesn't see high-level transactions directly

Transaction-Level Modeling

- Low-level transactions are
 - Bus-**specific** (represents bus-specific transactions)
 - Bus-parameterization **specific** (bus data width is fixed)

```
abstract class CREECLowT extends CREECT
case class HeaderBeat(len: Int, id: Int)(p: BusParams) extends CREECLowT {
  require(len <= (p.maxBeats - 1))
  require(id <= p.maxInFlight)
}

case class DataBeat(data: Seq[Byte],id: Int)(p: BusParams) extends CREECLowT {
  require(data.length == p.bytesPerBeat)
  require(id <= p.maxInFlight)
}</pre>
```

Software Models

- SW models have 1 input and 1 output port and are untimed
 - Concrete models implement process()
- High2Low and Low2High are implemented as SW models

```
abstract class SoftwareModel[I <: Transaction, 0 <: Transaction] {
  def process(in: I) : Seq[0]
  def compose[02 <: Transaction](s: SoftwareModel[0, 02]): SoftwareModel[I,</pre>
02]
class EncryptModel extends SoftwareModel[CREECHighT, CREECHighT] {
  override def process(in: CREECHighT) = {
    val encryptedData = AESEncryption.encrypt(key, in.data)
    Seq(in.copy(data = encryptedData))
```

Software Model Composition

- Models can be composed to create data pipelines
- Models are tested by hand, then are used to produce golden reference output for RTL


```
val model =
   CompressModel ->
   PadderModel(16) ->
   EncryptModel ->
   ECCEncoderModel(RS16_8_8) ->
   CommChannel(RS16_8_8, noiseByteLevel=4) ->
   ECCDecoderModel(RS16_8_8) ->
   DecryptModel ->
   StripperModel ->
   DeCompressModel
 val out = model.processTransactions(dataIn)
 assert(out == dataIn)
```

RTL Simulation and Verification

- Driver/monitor abstract away bus interaction from core test logic
- Test assertions operate on high-level transactions

```
val tx = CREECHighLevelTransaction(Seq(1, 2, 3, 4, 5, 6, 7, 8))
"the Compressor module" should "compress" in {
    test(CompressorRTL) { c =>
      val model = CompressorModel
      val outGold = model.processTransactions(tx)
      val driver = CREECDriver(c.io.in, c.clock)
      val monitor = CREECMonitor(c.io.out, c.clock)
      driver.pushTransactions(tx)
      c.clock.step(100)
      val out = monitor.receivedTransactions.getAll
      assert(out == outGold)
```

Putting It All Together



We used this scheme to test our entire CREECelerator pipeline

Results: Cycle Counts

- Cycle counts measured based on 512 bytes of ASCII text (one transaction)
- Full pipeline tests push data through each block in succession
 - The starred number is high because we corrupted the data before ECC decoding

Eull Dineline

The standalone tests were run with each block in isolation

	run Pipenne		Standarone blocks		
	Encode	Decode	Encode	Decode	
Compression	1764	1707	1764	1707	
Encryption	474	474	460	460	
ECC	1258	*7022	1220	2308	
Total	3496	9203	3444	4475	

Standalana Blacks

- High numbers in compression are due to the bus semantics
 - Header length is not known until the end, but the header must be sent first

Results: Area (Vivado Synthesis with VC707)

- No Block RAMs or DSPs
- Compressor buffers entire transaction in memory

Module	LUTs	FFs
Compressor	29161	21403
Decompressor	29035	21431
ECCEncoderTop	160	362
ECCDecoderTop	3622	1374
AES128TimeInterleaveCompute	3238	274
InvAES128TimeInterleaveCompute	3453	263
KeyScheduleTimeInterleave	368	1421
AESCREECBusFSM	29	321
Total	69800	48757

Results: Critical Path (Vivado Synthesis with VC707)

- Post-synthesis timing results
- All blocks were able to meet a target of 190 MHz

Tora Madrila

- The critical path in the decompressor can be cut at the cost of area
- Corresponds to a write/read throughput of 33.7 MB/s / 28.5 MB/s (very bad)


Critical Dath (rea)

10p Module	Critical Path (ns)
Compressor	3.51
Decompressor	5.13
ECCEncoderTop	3.04
ECCDecoderTop	4.72
AESTopCREECBus	4.35


Rocket-chip Integration (it works!)

```
./simulator-freechips.rocketchip.system-CR
EECWConfig ../tests/creec.riscv
Sending data 578437695752307201
...
Received header: 8 1 1 1 4 8 0
OUT: (i=0, j=0) creecW=31, gold=31
OUT: (i=0, j=1) creecW=30, gold=30
...
OUT: (i=7, j=7) creecW=-99, gold=-99
creecW PASSED!
```


- The CREECelerator write and read paths were attached to Rocket just like CORDIC
- creec.c pushes data into the pipeline and reads the response



Application: Filesystem-Aware Accelerator




Application: Transparent Storage Utility Accelerator





Future Work: System-Level Testing

 Generate real block device traffic and funnel to software and RTL models of the CREEC pipeline; implement the SectorRemapper in software





Extra slides






AESEncrypt







AESTopFullTimeInterleave

