

SCuM-V23 Specification

Version v1.0

Table of Contents

1. Resource Index	1
2. Overview	2
2.1. Block Level Diagram + Chip Features	2
2.2. 32-bit RISC-V Core	2
2.3. On-Chip Memory System	3
2.4. Busses.	3
2.5. Interrupts	3
2.6. Dual-Mode BLE/IEEE 802.15.4 Transceiver	3
3. Power System	4
3.1. Switched Capacitor Converter	4
4. Oscillators	6
5. Digital Core	7
6. Digital Baseband-Modem	8
6.1. Dual-Mode Baseband-Modem	8
6.1.1. Architecture Overview	8
6.1.2. Baseband-Modem Frontend	8
7. 2.4 GHz Transceiver Analog Frontend	11
8. 94 GHz FMCW Radar	12
9. Electrical Characteristics	13
10. Usage Scenarios	14
11. Revision History	15
12. Appendix	16

1. Resource Index

Resource	Description	Link
SCuM-V23 End of Semester Review	Final design review from Sp23	Google Slides
SCuM-V23 Mid-Semester Review	Mid-semester design review from Sp23	Google Slides
Analog RF Simulations	Locations and information on running RF analog simulations	Google Doc
SCuM-V22 Bringup Status	Archive of SCuM-V22 bringup measurements	Google Slides

2. Overview

This document describes the Single-Chip Micro Mote V (SCuM-V), a 16nm system-on-chip (SoC) for internet-of-things (IoT) applications, developed as part of the 2022 offering of EE194/EE290C Special Topics in Circuit Design class.


The SoC is designed around the RISC-V 5-stage in-order Rocket processor, generated by the RocketChip generator, embedded in the Chipyard framework. It features a crystal-free design with custom dual-mode IEEE 802.15.4 and Bluetooth Low Energy (BLE) transceiver. The SoC is implemented in the INTEL16 FinFET process.

The SCuM-V chip offers several GPIO pins, a single UART bus, QSPI Flash, and an on-chip, crystal-free RTC with capture and compare registers. This iteration of the chip did not support I2C or an AES accelerator.

SCuM-V23 has several new features introduced over its predecessor SCuM-V22:

- 32b Rocket core w/cryptography acceleration
- Switched capacitor DC-DC converter cascaded with LDOs
- 90 GHz FMCW radar
- 18-bit μ V-precision ADC

2.1. Block Level Diagram + Chip Features



2.2. 32-bit RISC-V Core

The SoC includes a 32-bit Rocket, which has a high-performance single-issue in-order execution pipeline, with a peak sustainable execution rate of one instruction per clock cycle. The core supports Machine and User privilege modes as well as standard Integer, Multiply, Atomic, Floating-Point and Compressed RISC-V extensions (RV32IMAFEC).

Detailed description of the core is in Chapter 3.

2.3. On-Chip Memory System

The Rocket core has a 8kB I\$ and D\$ and a 256kB scratchpad acting as L2 memory.

2.4. Busses

The design includes a system, peripheral, control, and front bus. The Rocket Tile communicates through the system bus to the remaining three buses. The control bus accesses BootROM, PLIC/CLINT, and the debug interface. The frontend bus handles DMA devices.

2.5. Interrupts


Two interrupt controllers for handling MMIO are attached to the control bus, the platform level interrupt controller and the core local interrupts. Core local interrupts are used for timer and the software while the PLIC interacts with the peripherals.

2.6. Dual-Mode BLE/IEEE 802.15.4 Transceiver

A dual-mode transceiver that supports both Bluetooth Low-Energy and IEEE 802.15.4 modes of operation. In the Bluetooth LE operating mode, the transceiver is capable of sending and receiving BLE Link Layer packets at a rate of 1Msym/s. In IEEE 802.15.4 operating mode, the transceiver sends and receives 802.15.4 PHY packets at 2 Msym/s.

The CPU is able to provide packet payloads to the digital baseband using DMA. Incoming packets will trigger multiple interrupts and provide the packet to the CPU via DMA. Control, status, and tuning registers are exposed to the CPU via MMIO. This includes a large suite of parameters of the transceiver (e.g. radio mode, channel tuning) that are accessed with these memory-mapped registers.

3. Power System




SCuM-V23 has 3 power domains:

1. VDD_A - 1V, 5mA expected
2. VDD_RF - 1V, 15mA expected
3. VDD_D - 0.85V, 15mA expected

3.1. Switched Capacitor Converter

Ladder 3:1 Topology

- All capacitors & switches are rated at V_{out} .
- Externally Reconfigurable for 3:1, 2:1, 3:2 for exploiting full battery voltage range.




Simulated Efficiency Variation with Load

4. Oscillators

- What clock domains are present?
- How is the system intended to work if fully functional?
- What tuning accessibility do we have?
- What are minimum/maximum frequencies?

5. Digital Core



- Core architecture
- How much memory
- How do we boot
- Where do we find simulations/programs that were run previously?
- Where is the toolchain?
- Is this the right memory map?


6. Digital Baseband-Modem

6.1. Dual-Mode Baseband-Modem

The Dual-Mode Baseband-Modem (BM) is responsible for handling the transmission and reception of both Bluetooth LE and IEEE 802.15.4 packets. For Bluetooth Low Energy, the BM handles Bluetooth Low Energy 1M Uncoded Link Layer Packets. For IEEE 802.15.4, the BM handles packets transmitted according to the PHY standard for the O-QPSK modulation in the 2.4 GHz band. Additionally the BM exposes an interface for the CPU to read/write various information (e.g. tuning bits) to the analog RF.

There are two primary sub-components in the Baseband-Modem, the Baseband, and the Modem. The baseband is responsible for the bit-stream processing of incoming and outgoing packets. The modem is responsible for modulation on the TX side, and digital image rejection and demodulation on the RX side.

6.1.1. Architecture Overview



6.1.2. Baseband-Modem Frontend

Commands and MMIO Registers

The baseband-modem (BM) block contains a set of memory mapped registers used for passing commands to

the BM, tuning analog RF components, and making BM status visible to the CPU. The address map is shown below. Note that the addresses are relative to the BM's base attachment address. For example, if the BM is attached at 0x8000, then the address of 0x04 corresponds to 0x8004.

ADDR	DATA	Size (bits)	Description
0x00	Instruction	32	Instruction received from processor. Contains 4 bits of primary instruction, 4 bits of secondary instruction, then 24 bits of data.
0x04	Additional Data	32	Additional data to write. Set data before writing instructions when applicable.
0x08	Status 0	32	[2:0] Assembler State [5:3] Disassembler State [7:6] TX State [10:8] RX Controller State [12:11] TX Controller State [15:13] Controller State [23:16] ADC I data [31:24] ADC Q data
0x0C	Status 1	32	[5:0] Modulation LUT index [10:6] I AGC LUT index [15:11] I DCOC LUT index [20:16] Q AGC LUT index [25:21] Q DCOC LUT index
0x10	Status 2	32	[31:0] BLE CDR bit count
0x14	Status 3	32	[31:0] LRWPAN CDR bit count
0x18	Status 4	32	[31:0] LO/32 counter
0x1C	General trim 0	8	General trim bits (N/C)
0x1D	General trim 1	8	[0] LO/32 input (external, not implemented)
0x1E	General trim 2	8	General trim bits (N/C)
0x1F	General trim 3	8	General trim bits (N/C)
0x20	General trim 4	8	General trim bits (N/C)
0x21	General trim 5	8	General trim bits (N/C)
0x22	General trim 6	8	General trim bits (N/C)
0x23	General trim 7	8	Debug Enable (0 = debug enable)
0x24	I VGA gain control	10	Manual VGA value if not using I AGC
0x26	I VGA attenuation reset	1	reset the I AGC
0x27	I VGA attenuation useAGC	1	use I AGC (manual VGA value if not)
0x28	I VGA attenuation sample window	8	I AGC sample window
0x29	I VGA attenuation ideal peak to peak	8	I AGC ideal peak to peak
0x2A	I VGA tolerance peak to peak	8	I AGC peak to peak tolerance
0x2B	I BPF CHP 0 & 1	8	I bandpass filter tuning
0x2C	I BPF CHP 2 & 3	8	I bandpass filter tuning
0x2D	I BPF CHP 4 & 5	8	I bandpass filter tuning
0x2E	I BPF CLP 0 & 1	8	I bandpass filter tuning
0x2F	I BPF CLP 2	4	I bandpass filter tuning
0x30	Q VGA gain control	10	Manual VGA value if not using Q AGC

ADDR	DATA	Size (bits)	Description
0x32	Q VGA attenuation reset	1	reset the Q AGC
0x33	Q VGA attenuation useAGC	1	use Q AGC (manual VGA value if not)
0x34	Q VGA attenuation sample window	8	Q AGC sample window
0x35	Q VGA attenuation ideal peak to peak	8	Q AGC ideal peak to peak
0x36	Q VGA tolerance peak to peak	8	Q AGC peak to peak tolerance
0x37	Q BPF CHP 0 & 1	8	Q bandpass filter tuning
0x38	Q BPF CHP 2 & 3	8	Q bandpass filter tuning
0x39	Q BPF CHP 4 & 5	8	Q bandpass filter tuning
0x3A	Q BPF CLP 0 & 1	8	Q bandpass filter tuning
0x3B	Q BPF CLP 2	4	Q bandpass filter tuning
0x3C	I DCO use	1	toggle using I DCO
0x3D	I DCO reset	1	reset the I DCO
0x3E	I DCO gain	8	set gain for I DCO (unsigned FixedPoint w/ 2 bit binary point)
0x3F	Q DCO use	1	toggle using Q DCO
0x40	Q DCO reset	1	reset the Q DCO
0x41	Q DCO gain	8	set gain for Q DCO (unsigned FixedPoint w/ 2 bit binary point)
0x42	DCOC tuning 1	6	Manual I current DAC for stage 2 VGA value if not using I DCO
0x43	DCOC tuning 2	6	Manual Q current DAC for stage 2 VGA value if not using Q DCO
0x46	MUX debug in	10	Debug configuration, input
0x48	MUX debug out	10	Debug configuration, output
0x4A	Enable RX I	5	Manual enable RX I values {3'b0, mix, buf, vga_s1, vga_s2, bpf}
0x4B	Enable RX Q	5	Manual enable RX Q values {3'b0, mix, buf, vga_s1, vga_s2, bpf}
0x4C	Enable VCO LO	2	Manual enable VCO LO {6'b0, vco_lo, lna}
0x50	LUT command	32	LUT set instruction [3:0] LUT ID [9:4] address (index) [31:10] value
0x54	RX error message	32	Interrupt message, RX error message
0x58	RX finish message	32	Interrupt message, RX finish message
0x5C	TX error message	32	Interrupt message, TX error message
0x60	FIR command	32	FIR filter reprogramming instruction, [3:0] FIR ID [9:4] coefficient (index) [31:10] value
0x64	I VGA attenuation gain increase	8	I AGC gain increase step size (by LUT index)
0x65	I VGA attenuation gain decrease	8	I AGC gain decrease step size (by LUT index)
0x66	Q VGA attenuation gain increase	8	Q AGC gain increase step size (by LUT index)
0x67	Q VGA attenuation gain decrease	8	Q AGC gain decrease step size (by LUT index)

7. 2.4 GHz Transceiver Analog Frontend

8. 94 GHz FMCW Radar

How does the debug architecture work here? Is there any digital control?

9. Electrical Characteristics

Include tables or descriptive text for various electrical characteristics...

10. Usage Scenarios

Describe various application scenarios, operating modes, etc.

11. Revision History

- v1.0 - Initial release
- v0.9 - Preliminary draft

12. Appendix

Additional details, references, or supplementary material...