

$$\textcircled{1} \quad \frac{W}{L} = 12$$

$$V_{DD} = 0.75 \text{ V}$$


$$C_g = C_d = 2 \text{ fF/mm}$$

$$V_{tn} = |V_{tp}| = 0.3 \text{ V}$$

$$t_{fo4} = 12 \text{ ps}$$

a) Let's find the delay of both scenarios and set them equal and solve for C_L .

First, the single inverter scenario:



We know that delay is $d = t_{po} \left(\frac{g_h}{g} + p' \right)$

and we can assume $\gamma \approx 1$. For an inverter, we also know that $g = 1$ and $p' = 1$ such that

$$d_{1-\text{inv}} = t_{po} \left(\frac{1 \cdot h}{1} + 1 \right) = t_{po}(h + 1)$$

The path fanout, F , will not change for the


two scenarios and thus we can express the delay in terms of F which is $\frac{C_L}{C_{in}}$.

$$d_{1-\text{inv}} = t_{po}(F + 1)$$

Inverter fanout h is same as path fanout F in this case

① cont...

Now solve for the delay for 2 inverters!



Important to note
that the first inverter's
size does not change!

We know that we have the same path
fanout F and that to get minimum delay
through this path we should have \sqrt{F} fanout
for each inverter.

$$d_{2\text{-inv}} = t_{p0}(\sqrt{F} + 1) + t_{p0}(\sqrt{F} + 1)$$

$$d_{2\text{-inv}} = 2t_{p0}(\sqrt{F} + 1)$$

Now we can solve for F that makes
 $d_{2\text{-inv}}$ smaller than $d_{1\text{-inv}}$.

$$d_{2\text{-inv}} < d_{1\text{-inv}}$$

$$2t_{p0}(\sqrt{F} + 1) < t_{p0}(F + 1)$$

$$2\sqrt{F} + 2 < F + 1$$

$$2\sqrt{F} < F - 1$$

$$4F < F^2 - 2F + 1$$

$$F^2 - 6F + 1 > 0$$

$$F = 5.83, 0.17$$

squaring both sides
adds additional
erroneous solution
for F

Doesn't
satisfy
original
inequality

① cont...

Now we know $F = \frac{C_L}{C_{in}} = 5.83$.

For any F larger than this it makes sense to use 2 inverters.

To get C_L we solve for C_{in}

$$C_{in} = (2 \text{ tran/inverter}) (2 \text{ fF}/\mu\text{m}) W_1$$

W_1 is the width of the first inverter.

We know that $\frac{W}{L} = 12$ and that

$L = 20\text{nm}$ for a min-sized transistor in the ASAP7 process.

$$C_{in} = (2) (2 \text{ fF}/\mu\text{m}) (12 \times 20\text{nm})$$

$$C_{in} = 0.96 \text{ fF}$$

And now we can calculate C_L

$$C_L = 5.83 \cdot 0.96 \text{ fF} \approx 5.6 \text{ fF}$$


For any $C_L > 5.6 \text{ fF}$ we get a smaller delay for 2 inverters than for 1 inverter

① cont...

$$b) C_1 = 1.5 \text{ fF}$$

$$C_w = 1 \text{ fF}$$

$$C_L = 17.5 \text{ fF}$$



First, write out the delay from in to out using the method of logical effort.

$$d_{abs} = t_{p0} \left(\frac{C_2 + C_w}{C_1} + 1 \right) + t_{p0} \left(\frac{C_L}{C_2} + 1 \right)$$

$$d_{abs} = t_{p0} \left(2 + \frac{C_2 + C_w}{C_1} + \frac{C_L}{C_2} \right)$$

Now take the derivative of the delay w/ respect to C_2 and set it to 0.

$$\frac{dd_{abs}}{dC_2} = \frac{d}{dC_2} \left(t_{p0} \left(2 + \frac{C_2 + C_w}{C_1} + \frac{C_L}{C_2} \right) \right) = 0$$

$$t_{p0} \left(\frac{1}{C_1} - \frac{C_L}{C_2^2} \right) = 0$$

① cont...

$$\frac{1}{C_1} - \frac{C_L}{C_2^2} = 0$$

Now solve for C_2

$$\frac{C_L}{C_2^2} = \frac{1}{C_1}$$

$$C_2^2 = C_L \cdot C_1$$

$$C_2 = \sqrt{C_L \cdot C_1}$$

The second inverter's fount is then $\frac{C_L}{\sqrt{C_2 \cdot C_1}}$

This is the same result as if C_w was not there. I.e. $h_2 = \sqrt{F} = \sqrt{\frac{C_L}{C_1}} \cdot \frac{\sqrt{C_L}}{\sqrt{C_L}} = \frac{C_L}{\sqrt{C_L C_1}}$

This is intuitive only because we are optimizing only the second inverter while the first inverter is fixed. C_w adds a static delay that cannot be optimized for by sizing only the second inverter.

② $t_{s1} = 600ps$ $t_{s2} = 400ps$ $t_{s3} = 550ps$
 $t_{dQL} = t_{dQL} = t_{suL} = 150ps$ $t_{cQR} = 100ps$

a)



Let's list out all timing arcs

R0 → R1

$$T_{min} = t_{cQR} + t_{s1} + t_{suL} = 100ps + 600ps + 150ps = 850ps$$

R1 → R2

$$T_{min} = t_{dQL} + t_{s2} + t_{suL} = 150ps + 400ps + 150ps = 700ps$$

R2 → R3

$$T_{min} = t_{dQL} + t_{s3} + t_{suL} = 150 + 550ps + 150ps = 850ps$$

R2 → R1

$$T_{min} = t_{dQL} + t_{s1} + t_{suL} = 150ps + 600ps + 150ps = 900ps$$

$R2 \rightarrow R1$ is the longest timing arc. This will use a full period w/ slack borrowing thus

$T_{min} = 900ps$

2

b) First, express delay as a function linearly dependent on the inverse of I_{on} (as I_{on} increases delay decreases and vice versa).

made up Factor \rightarrow

$$\text{Delay} = \frac{\alpha}{I_{on}} = \frac{\alpha}{K(V_{DD} - V_{thz})}$$

Now we know that the ratio of the max delay to the nominal delay is 1.15 as this represents a 15% increase.

$$\frac{\text{Delay}_{\max}}{\text{Delay}_{\text{nom}}} = 1.15$$

Now replace delay w/ its definition above and solve for $V_{thz, \max}$.

$$\frac{\text{Delay}_{\max}}{\text{Delay}_{\text{nom}}} = \frac{\cancel{\alpha}}{K(V_{DD} - V_{thz, \max})} \cdot \frac{K(V_{DD} - V_{thz, \text{nom}})}{\cancel{\alpha}}$$


$$\frac{V_{DD} - V_{thz, \text{nom}}}{V_{DD} - V_{thz, \max}} = 1.15$$

$$V_{DD} - V_{thz, \max}$$

$$V_{thz, \max} = V_{DD} - \frac{V_{DD} - V_{thz, \text{nom}}}{1.15} = 0.36 \text{ V}$$

2

c) $\sigma = 0.05 \text{ V}$
 $\mu = 0.3 \text{ V}$ } V_{thz} normally distributed




The yield is the percentage of transistors that have $V_{thz} < V_{thz,max}$. This can be found by computing the z-score and using a z-score table.

$$z = \frac{V_{thz,max} - \mu}{\sigma} = \frac{0.36 - 0.3}{0.05} = 1.2$$

From the z-score table the yield is 88.5%

③




$$C_g = C_d = 1 \text{ fF}$$

$$R_{on} = 2.5 \text{ k}\Omega$$

a) The second pass gate is on when clock is low thus this flip-flop is negatively edge triggered

b) We can simplify the problem by translating the inverters followed by pass gates into CMOS gates

Delay model



③


CLK- \bar{Q} delay: assumes that the the input of the second latch is already fully charged/discharged before CLK's falling edge. This delay then becomes the delay through the 2nd CMOS gate plus the delay through the last inverter

$$d_{c\bar{a}} = d_{cmos} + d_{inv}$$

$$d_{c\bar{a}} = t_{po}(g_{cmos}h_{cmos} + P_{cmos}) + t_{po}(g_{inv}h_{inv} + P_{inv})$$

To find g & p we have to know that the stack of 2 transistors requires 1.5x width to get same res as single transistor

Template CMOS



Important Note

0 \rightarrow 1 transition means that we need to consider the ϕ input when looking at the delay through this gate. 1 \rightarrow 0 transition would force us to also consider the delay to generate ϕ when looking at CLK-to- \bar{Q} delay

$$g_{\phi} = \frac{C_{\phi}}{C_{inv}} = \frac{1.5C_{\phi}}{2C_{\phi}} = 0.75$$

$$P_{\phi} = \frac{C_{pt}}{C_{pinv}} = \frac{3C_d}{2C_d} = 1.5$$

③

Now we can plug in our values to get the delay

Assume unloaded output inverter

$$d_{c-\bar{a}} = t_{p0} \left((0.75) \left(\frac{2C_g}{1.5C_g} \right) + 1.5 \right) + t_{p0} (1 \cdot 0 + 1)$$

$$d_{c-\bar{a}} = t_{p0} (1 + 1.5) + t_{p0} (1)$$

$$d_{c-\bar{a}} = 3.5 t_{p0}$$

We can approximate $t_{p0} \approx 0.7 R_{inv} C_{p-inv}$

$$t_{p0} = 0.7 (2.5 k\Omega) (2 \cdot 1 fF)$$

↑
2x drain cap for min inverter


$$t_{p0} \approx 3.5 nS$$

Now we can plug this in and get


$$d_{c-\bar{a}} \approx 12.25 nS$$

3

c) Let's draw out the circuit for $D=1$



The logic levels throughout the circuit are annotated in red. After either edge of the clock there is a brief period where a single conductive path exists from D to \bar{Q}



The period where both latches are on is the same for $D=1$ and $D=0$ and is equal to the delay through a single inverter.

$$t_{hold} = d_{inv} = t_p (g_h + p') = 3.5 \text{ ns} ((1) (\frac{1}{3}) + 1) = 5.25 \text{ ns}$$