

$$\textcircled{1} \quad \frac{W}{L} = 12$$

$$V_{DD} = 0.75 \text{ V}$$


$$C_g = C_d = 2 \text{ fF/mm}$$

$$V_{tn} = |V_{tp}| = 0.3 \text{ V}$$

$$t_{FO4} = 12 \text{ ps}$$

a) Let's find the delay of both scenarios and set them equal and solve for C_L .

First, the single inverter scenario:



We know that delay is $d = t_{po} \left(\frac{g_h}{x} + p' \right)$

and we can assume $x \approx 1$. For an inverter, we also know that $g=1$ and $p'=1$ such that

$$d_{\text{1-inv}} = t_{po} \left(\frac{1 \cdot h}{1} + 1 \right) = t_{po}(h+1)$$


The path fanout, F, will not change for the

two scenarios and thus we can express the delay in terms of F which is $\frac{C_L}{C_{in}}$. Inverter fanout h is same as path fanout F in this case

$$d_{\text{1-inv}} = t_{po}(F+1)$$

① cont...

Now solve for the delay for 2 inverters!



Important to note
that the first inverter's
size does not change!

We know that we have the same path fanout F and that to get minimum delay through this path we should have \sqrt{F} fanout for each inverter.

$$d_{2\text{-inv}} = t_{po}(\sqrt{F} + 1) + t_{po}(\sqrt{F} + 1)$$

$$d_{2\text{-inv}} = 2t_{po}(\sqrt{F} + 1)$$

Now we can solve for F that makes $d_{2\text{-inv}}$ smaller than $d_{1\text{-inv}}$.

$$d_{2\text{-inv}} < d_{1\text{-inv}}$$

$$2t_{po}(\sqrt{F} + 1) < t_{po}(F + 1)$$

$$2\sqrt{F} + 2 < F + 1$$

$$2\sqrt{F} < F - 1$$

$$4F < F^2 - 2F + 1$$

$$F^2 - 6F + 1 > 0$$

$$F = 5.83, 0 \cancel{, 0}$$

squaring both sides
adds additional
erroneous solution
for F

Doesn't
Satisfy
original
inequality

①

cont...

Now we know $F = \frac{C_L}{C_{in}} = 5.83$.

For any F larger than this it makes sense to use 2 inverters.

To get C_L we solve for C_{in}

$$C_{in} = (2 \text{ trans/inverter}) (2 \text{ FF/mm}) W,$$

W , is the width of the first inverter.

We know that $\frac{W}{L} = 12$ and that

$L = 20\text{nm}$ for a min-sized transistor in the ASAP7 process.

$$C_{in} = (2) (2 \text{ FF/mm}) (12 \times 20\text{nm})$$

$$C_{in} = 0.96 \text{ FF}$$

And now we can calculate C_L

$$C_L = 5.83 \cdot 0.96 \text{ FF} \approx 5.6 \text{ FF}$$


For any $C_L > 5.6 \text{ FF}$ we get a smaller delay
for 2 inverters than for 1 inverter

① cont...

b) $C_1 = 1.5 \text{ FF}$

$$C_W = 1 \text{ FF}$$

$$C_L = 17.5 \text{ FF}$$



First, write out the delay from in to out using the method of logical effort.

$$d_{abs} = t_{p0} \left(\frac{C_2 + C_W}{C_1} + 1 \right) + t_{p0} \left(\frac{C_L}{C_2} + 1 \right)$$

$$d_{abs} = t_{p0} \left(2 + \frac{C_2 + C_W}{C_1} + \frac{C_L}{C_2} \right)$$

Now take the derivative of the delay w/ respect to C_2 and set it to 0.

$$\frac{dd_{abs}}{dC_2} = \frac{d}{dC_2} \left(t_{p0} \left(2 + \frac{C_2 + C_W}{C_1} + \frac{C_L}{C_2} \right) \right) = 0$$

$$t_{p0} \left(\frac{1}{C_1} - \frac{C_L}{C_2^2} \right) = 0$$

① cont...

$$\frac{1}{C_1} - \frac{C_L}{C_2^2} = 0$$

Now solve for C_2

$$\frac{C_L}{C_2^2} = \frac{1}{C_1}$$

$$C_2^2 = C_L \cdot C_1$$

$$\boxed{C_2 = \sqrt{C_L \cdot C_1}}$$

The second inverter's fomant is then $\frac{C_L}{\sqrt{C_L \cdot C_1}}$


This is the same result as if C_W was not there. I.e. $h_2 = \sqrt{F} = \sqrt{\frac{C_L}{C_1}} \cdot \frac{\sqrt{C_L}}{\sqrt{C_L}} = \frac{C_L}{\sqrt{C_L C_1}}$

This is intuitive only because we are optimizing only the second inverter while the first inverter is fixed. C_W adds a static delay that cannot be optimized for by sizing only the second inverter.

$$\textcircled{2} \quad t_{s1} = 600\text{ps} \quad t_{s2} = 400\text{ps} \quad t_{s3} = 550\text{ps}$$

$$t_{DQL} = t_{DQR} = t_{SUL} = 150\text{ps} \quad t_{CQR} = 100\text{ps}$$

a)



Let's list out all timing arcs

R0 → R1

$$T_{min} = t_{CQR} + t_{s1} + t_{SUL} = 100\text{ps} + 600\text{ps} + 150\text{ps} = 850\text{ps}$$

R1 → R2

$$T_{min} = t_{DQL} + t_{s2} + t_{SUL} = 150\text{ps} + 400\text{ps} + 150\text{ps} = 700\text{ps}$$

R2 → R3

$$T_{min} = t_{DQL} + t_{s3} + t_{SUL} = 150 + 550\text{ps} + 150\text{ps} = 850\text{ps}$$

R2 → R1

$$T_{min} = t_{DQL} + t_{s1} + t_{SUL} = 150\text{ps} + 600\text{ps} + 150\text{ps} = 900\text{ps}$$

$R_2 \rightarrow R_1$ is the longest timing arc. This will use a full period w/ slack borrowing thus

$$T_{min} = 900\text{ps}$$

(2)

b) First, express delay as a function linearly dependent on the inverse of I_{on} (as I_{on} increases delay decreases and vice versa).

Made up Factor $\xrightarrow{\alpha}$

$$\text{Delay} = \frac{\alpha}{I_{on}} = \frac{\alpha}{k(V_{DD} - V_{thz})}$$

Now we know that the ratio of the max delay to the nominal delay is 1.15 as this represents a 15% increase.

$$\frac{\text{Delay}_{\max}}{\text{Delay}_{\text{nom}}} = 1.15$$

Now replace delay w/ its definition above and solve for $V_{thz,\max}$.


$$\frac{\text{Delay}_{\max}}{\text{Delay}_{\text{nom}}} = \frac{\alpha}{k(V_{DD} - V_{thz,\max})} \cdot \frac{k(V_{DD} - V_{thz,\text{nom}})}{\alpha}$$

$$\frac{V_{DD} - V_{thz,\text{nom}}}{V_{DD} - V_{thz,\max}} = 1.15$$

$$V_{DD} - V_{thz,\max}$$

$$V_{thz,\max} = V_{DD} - \frac{V_{DD} - V_{thz,\text{nom}}}{1.15} = 0.36 \text{ V}$$


(2)



The yield is the percentage of transistors that have $V_{thz} < V_{thz, \text{max}}$. This can be found by computing the z-score and using a z-score table.

$$z = \frac{V_{thz, \text{max}} - M}{\sigma} = \frac{0.36 - 0.3}{0.05} = 1.2$$

From the z-score table the yield is 88.5%




$$C_g = C_d = 1FF$$

$$R_{on} = 2.5 k\Omega$$

a) The second pass gate is on when clock is low thus this flip-flop is negatively edge triggered

b) We can simplify the problem by translating the inverters followed by pass gates into CMOS gates

Delay Model



(3)


$CLK \rightarrow \bar{Q}$ delay assumes that the input of the second latch is already fully charged/discharged before CLK 's falling edge. This delay then becomes the delay through the 2nd CMOS gate plus the delay through the last inverter

$$d_{\bar{Q}} = d_{CMOS} + d_{INV}$$

$$d_{\bar{Q}} = t_{PO}(g_{CMOS} h_{CMOS} + P_{CMOS}) + t_{PO}(g_{INV} h_{INV} + P_{INV})$$

To find g & p we have to know that the stack of 2 transistors requires 1.5x width to get same res as single transistor

Template CMOS



Important Note

0 → 1 transition means that we need to consider the ϕ input when looking at the delay through this gate. 1 → 0 transition would force us to also consider the delay to generate ϕ when looking at $CLK \rightarrow \bar{Q}$ delay

$$g_\phi = \frac{C_t}{C_{INV}} = \frac{1.5 C_g}{2 C_g} = 0.75$$

$$P_\phi = \frac{C_{PT}}{C_{INV}} = \frac{3 C_d}{2 C_s} = 1.5$$

(3)

Now we can plug in our values to get the delay

Assume unloaded output inverter

$$d_{C-\bar{Q}} = t_{P_o} \left((0.75) \left(\frac{2L_g}{1.5L_g} \right) + 1.5 \right) + t_{P_o} (1.0 + 1)$$

$$d_{C-\bar{Q}} = t_{P_o} (1 + 1.5) + t_{P_o} (1)$$

$$\therefore d_{C-\bar{Q}} = 3.5 t_{P_o}$$

We can approximate $t_{P_o} \approx 0.7 R_{inv} (p_inv)$

$$t_{P_o} = 0.7 (2.5k\Omega) (2 \cdot 1FF)$$

*↑
2x drain
cap for min
inverter*


$$\therefore t_{P_o} \approx 3.5 \text{ ns}$$

Now we can plug this in and get


$d_{C-\bar{Q}} \approx 12.25 \text{ ns}$

3

c) Let's draw out the circuit for $D=1$



The logic levels throughout the circuit are annotated in red. After either edge of the clock there is a brief period where a single conductive path exists from D to \bar{Q}



The period where both latches are on is the same for $D=1$ and $D=0$ and is equal to the delay through one single inverter.

$$t_{hold} = t_{inv} = t_{p_0} (g_{ht} + p') = 3.5 \text{ ns} \left(\left(1 \right) \left(\frac{1}{2} \right) + 1 \right) = 5.25 \text{ ns}$$