

EECS251B : Advanced Digital Circuits and Systems

Lecture 14 – Latches

Borivoje Nikolić, Vladimir Stojanović, Sophia Shao




AMD Allies with Ranovus on Data Center Photonics Module
March 6, 2022, EETimes

The co-packaged optical (CPO) demonstration system built by Xilinx and Ranovus. It incorporates the former's Versal ACAP with the latter's Odin Analog-Drive CPO 2.0. (Source: Ranovus)



Recap

- Flip-flop-based (edge-triggered) timing dominates today
- Latch-based timing can increase performance, but needs extra care
- There is also asynchronous design






EECS251B L14 LATCHES

Design for Performance



Latch Design

Review: MUX



- 2-input MUX



Review: Transmission Gates



Review: Transmission Gates




A circuit diagram showing a transmission gate with two switches. The top switch has its top terminal connected to the output and its bottom terminal connected to ground. The bottom switch has its top terminal connected to the output and its bottom terminal connected to ground. The outputs of the two switches are connected in parallel. The output is labeled Y .


$$R_{\text{eq}} = R \parallel 2R = 2/3 R$$

Generating Complementary Clocks

- Inverter fork




Latch vs. Flip-Flop



Courtesy of IEEE Press, New York. © 2000


Latches

Transmission-Gate Latch




Usually without contention


C²MOS Latch




Latches



(a) The transparent high latch (THL)



(b) The transparent low latch (TLL)




(c) Timing waveforms for the THL

Courtesy of IEEE Press, New York. © 2000

Announcements

- Quiz 1 next Tuesday, in lecture
- Lab 5 due this week
- Midterm reports due next week
 - 4 pages, conference format




EECS251B L14 LATCHES

Design for Performance

Delay, Setup, Hold


Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




Setup-Hold Time Illustrations

Hold-1 case




Setup-Hold Time Illustrations

Hold-1 case




Setup-Hold Time Illustrations

Hold-1 case




Setup-Hold Time Illustrations

Hold-1 case




Setup-Hold Time Illustrations


Hold-1 case




More Precise Setup Time




Latch t_{D-Q} and t_{Clk-Q}





EECS251B L14 LATCHES




Flip-Flops

Key Point

- Two ways to design a flip-flop
 - Latch pair (large majority)
 - Pulsed latch

Latch vs. Flip-Flop




Courtesy of IEEE Press, New York. © 2000

Flip-Flops


- Performance metrics
- Delay metrics
 - Insertion delay
 - Inherent race immunity
 - ‘Softness’ (Clock skew absorption)
 - Inclusion of logic
 - Small (+constant) clock load
- Power/Energy Metrics
 - Power/energy
- Design robustness
 - Noise immunity

Scan Test




Types of Flip-Flops


Latch Pair



Pulse-Triggered Latch



Flip-Flop (Latch Pair) Clk-Q, setup, hold



Flip-Flop Timing Characterization

- Combinational logic delay is a function of output load and input slope
- Sequential timing (flip-flop):
 - t_{clk-q} is function of output load and clock rise time
 - $t_{S_{U/F}}$, t_H are functions of D and Clk rise/fall times



Pulse-Triggered Latches

- First stage is a pulse generator
 - generates a pulse (glitch) on a rising edge of the clock
- Second stage is a latch
 - captures the pulse generated in the first stage
- Pulse generation results in a negative setup time
- Frequently exhibit a soft edge property

- Note: power is always consumed in the pulse generator
 - Often shared by a group (register)


Pulsed Latch

Simple pulsed latch



Kozu, ISSCC'96


Intel/HP Itanium 2



Naffziger, ISSCC'02


Pulsed Latches

Hybrid Latch Flip-Flop, AMD K-6
Partovi, ISSCC'96




HLFF Operation

1-0 and 0-1 transitions at the input with 0ps setup time



Hybrid Latch Flip-Flop


Skew absorption



Partovi et al, ISSCC'96

Pulsed Latches

7474, from mid-1960's



Pulsed Latches


Sense-amplifier-based flip-flop, Matsui 1992.
DEC Alpha 21264, StrongARM 110

First stage is a sense amplifier, precharged to high, when $C/k = 0$


After rising edge of the clock sense amplifier generates the pulse on S or R

The pulse is captured in S-R latch

Cross-coupled NAND has different propagation delays of rising and falling edges




Sense Amplifier-Based Flip-Flop



Courtesy of IEEE Press, New York. © 2000

Sampling Window Comparison



Naffziger, JSSC 11/02

Summary

- Logical effort can be used to analyze latch timing
 - Clk-Q, setup, hold
- Flip-flops:
 - Latch pairs
 - Pulse triggered

Next Lecture

- Variability