

inst.eecs.berkeley.edu/~eecs251b


EECS251B : Advanced Digital Circuits and Systems

Lecture 18 – SRAM Peripherals

Borivoje Nikolić, Vladimir Stojanović, Sophia Shao

March 22, 2022, EETimes: Nvidia Launches Next-Gen GPU Architecture: Hopper

Nvidia unveiled its next-generation GPU architecture — named Hopper, alongside the new flagship GPU using the Hopper architecture, the H100. Perhaps surprisingly, Nvidia has not opted to go down the trendy chiplets route favored by Intel and AMD for their mammoth GPUs. While the H100 is the first GPU to use HBM3, its compute die is monolithic, 80 billion transistors in 814mm² built on TSMC's 4N process. Memory and compute are packaged via TSMC's CoWoS 2.5D packaging.



The new Nvidia Hopper H100 GPU – Nvidia's new flagship GPU for data center AI and scientific workloads (Source: Nvidia)

EECS251B L18 SRAM PERIPHERALS

Berkeley UNIVERSITY OF CALIFORNIA

CC BY NC SA

1

Recap

- SRAM takes a half of a die in modern chips
 - SRAM scaling is slowing down
- Static read and write margins
 - Enhanced by using assist techniques

EECS251B L18 SRAM PERIPHERALS

2

2



SRAM Assist Circuits


EECS251B L18 SRAM PERIPHERALS

3

3

Basic Ideas

- Dynamically change voltages
- Negative BL helps with writing
- Lower VDD (V_{CELL}) helps with writing
- Higher WL helps with writing, lower hurts
- Lower WL helps with read, higher hurts
- Half-select condition: WL selected for write, but write operation is masked (BLs stay high)




EECS251B L18 SRAM PERIPHERALS

4

4

SRAM In Practice

- 7nm AMD Zen2 (Singh, ISSCC'20)



EECS251B L18 SRAM PERIPHERALS


5

5


SRAM In Practice

- 7nm AMD Zen2 (Singh, ISSCC'20)

- Moving bitline precharge to VDD creates both bitcell stability and writeability challenges
- High level of configurability allows for silicon flexibility



EECS251B L18 SRAM PERIPHERALS



6

6

Announcements

- Assignment 2 due on Monday
- Quiz 2 next Tuesday

EECS251B L18 SRAM PERIPHERALS

7

7



SRAM Peripheral Circuits

EECS251B L18 SRAM PERIPHERALS

8

8

Peripheral Circuits in SRAM

- Decoders (and pre-decoders)
- Column circuitry: read, write, multiplex, mask
- Write assist techniques
- Read assist techniques
- Redundancy
- BIST
- ECC
- Power management


EECS251B L18 SRAM PERIPHERALS

9

9

SRAM Array

- SRAM periphery:
 - Decoders (covered in EECS251A)
 - Bitline design and sense-amps

AMD Zen2
ISSCC'20



EECS251B L18 SRAM PERIPHERALS

10

10

Sense-Amp Trigger

- Sense-amp trigger needs to be timed carefully
 - Too early: Incorrect evaluation
 - Too late: Unnecessary timing margin




EECS251B L18 SRAM PERIPHERALS

11


11

Aside: Delay Lines, Replicas and Time Amplification


- We will encounter it several times in this course
 - Used in a wide range of mixed-signal circuits
- A simple delay line



Time-to-digital converter (TDC)



Start-Stop difference read out as a thermometer-coded binary value
Resolution set by inverter delay



Lee, Abidi, JSSC 4/08


Sub-inverter delays are hard to generate
Small α requires large area

EECS251B L18 SRAM PERIPHERALS

12

12

- [illegible]




EECS251B L18 SRAM PERIPHERALS

13

Time Amplification

-
- The figure consists of two parts. The left part is a timing diagram showing the signals S, R, and Y over time. S and R are input signals, and Y is the output. The diagram illustrates the setup time Δt_{SR} and the output delay Δt_{OUT} . The right part is a circuit diagram of a crossbar SR latch. It features two crossbar NAND gates with inputs S and R. The outputs of these gates are labeled S_0 and R_0 . These outputs are connected to a crossbar OR gate, which produces the output Y. The circuit is powered by a supply voltage C and ground.




EECS251B L18 SRAM PERIPHERALS

14

7


Voltage Scaling: Multiplicative Replica Bitline

- Conventional replica




n replica cells discharging replica BL in parallel to reduce the current variation by \sqrt{n}

Threshold for discharge is set accordingly to $V_{DD} - nV_{os}$
Limits n to $\sim 2-4$



Niki, JSSC'11

EECS251B L18 SRAM PERIPHERALS





15

15

Voltage Scaling: Multiplicative Replica Bitline



- Conventional replica



- Programmable replica delay
- Multiplicative replica scales the delay, w/o increasing variance

EECS251B L18 SRAM PERIPHERALS

- Multiplicative replica



Niki, JSSC'11

16

16



Redundancy and ECC

EECS251B L18 SRAM PERIPHERALS

17

17

Redundancy and ECC

- Redundancy
 - Spare columns (or rows)
 - Selected at test via eFuse
 - Possible to dynamically program redundancy
- ECC
 - Error detection/correction codes
 - Parity
 - SECDED
 - DECTED


EECS251B L18 SRAM PERIPHERALS

18


18

Redundancy


• Principle



› Rows



› Columns



Horiguchi, Itoh, Springer 2011.

McPartland, CICC'00.

EECS251B L18 SRAM PERIPHERALS

19

19

Redundancy

• Effectiveness (Bickford, 2008)




Figure 1: Modeled Yield impact comparison for 65 nm SRAM compiler. Vmin cell fail rate used in analysis shown in the left chart is 5.10 sigma. Vmin cell fail rate used in the analysis shown in the right chart is 5.20 sigma. 147 Kbit segment is a standardized array size block segment used for comparison purposes

EECS251B L18 SRAM PI

20

20

Soft Errors

- From packaging and cosmic rays
- Packaging:
 - Lead ore contains Po-210 -> (5 days) -> Bi-210 -> (22.3 years) -> Pb-210
 - Or Po-210 -> (138.4 days) -> Pb-210
 - Need 'old lead'
- Cosmic rays
 - Large particles collide with Earth's atmosphere to produce alpha (and other) particles

EECS251B L18 SRAM PERIPHERALS

21

21

Error Correction


- Parity (SED)
 - $p = d_7 \oplus d_6 \oplus d_5 \oplus d_4 \oplus d_3 \oplus d_2 \oplus d_1 \oplus d_0$
- SECEDED
- DECTED

EECS251B L18 SRAM PERIPHERALS

22

22

Multi-bit Errors




Kawahara, ISSCC'07 tutorial

EECS251B L18 SRAM PERIPHERALS

23

23

Multi-bit Errors




Kawahara, ISSCC'07 tutorial

EECS251B L18 SRAM PERIPHERALS

24

24

Multi-bit Errors




EECS251B L18 SRAM PERIPHERALS

25

25

Multi-bit Errors: Interleaving



EECS251B L18 SRAM PERIPHERALS

26

26




6T SRAM Alternatives

EECS251B L18 SRAM PERIPHERALS

27

27

8-SRAM



- Read circuit?
- Interleaving?

- Dual-port read/write capability (register-file-like cells)
- N0, N1 separates read and write
 - No Read SNM constraint
 - Half-selected cells still undergo read
- Stacked transistors reduce leakage

L. Chang, VLSI Circuits 2005



EECS251B L18 SRAM PERIPHERALS

28

28



eDRAM

- Process cost: Added trench capacitor



Barth, ISSCC'07, Wang, IEDM'06

EECS251B L18 SRAM PERIPHERALS



29

29

Crosspoint Memories

- Barrett, IRE Trans. Comp. 1961.




Fig. 2—Memory structure. I_1 and I_2 are access drive currents to core-selection switch. Presence or absence of a magnet over a twistor-strip solenoid crosspoint yields a "zero" or "one." Signals observed between twistor and return wire.

EECS251B L18 SRAM PERIPHERALS


30

30

Crosspoint Memories



- Neale, Nelson, Moore, Electronics'70
 - 16 x 16 array (256b) of 'read-mostly memory'




EECS251B L18 SRAM PERIPHERALS

31

31


Crosspoint Memory



- Four modes

- Form
- Set
- Reset
- Read

Endurance




EECS251B L18 SRAM PERIPHERALS

32


32

3D Crosspoint Arrays


➤ Kau, IEDM'09




1T1R Array



Cross-Point Array



• Yeh, JSSC'15





➤ Ou, JSSC'11

33

Crosspoint Arrays

• Read and sneak currents



Bae, TED 4/17

34

Summary

- SRAM periphery
 - Decoders
 - Assist circuits
 - Sense amp timing replicas
- 6-T SRAM alternatives
 - 8-T SRAM
 - eDRAM
 - Crosspoint arrays (e.g. RRAM)

EECS251B L18 SRAM PERIPHERALS

35

35

Next Lecture

- Low-power design
 - Power-performance tradeoffs

EECS251B L18 SRAM PERIPHERALS

36

36