

EECS251B : Advanced Digital Circuits and Systems

Lecture 9 – Modern Technologies



Borivoje Nikolić, Vladimir Stojanović, Sophia Shao

2022 ISSCC: Feb. 19-26
(virtual)

Main program, forums, tutorials, events



Recap

- Technology affects circuit design
 - Optimized for standard cell, SRAM density
 - Recent scaling not uniform per layer
- Lithography restricts layer orientation, length quantization
 - Favors layout regularity
 - Has implications on variability
- FinFETs add more restrictions (width quantization)


Berkeley

EECS251B L09 TECHNOLOGY 2



Lithography Implications

Litho (4): Restricted Design Rules (~45nm Node)




J.Hartmann, ISSCC'07

Litho (5): Phase-Shift Masks

• Phase Shifting Masks (PSM)


- Creates interference fringes on the wafer → Interference effects boost contrast → Phase Masks can make extremely small lines




Litho (6): Double Patterning

- Double exposure double etch
 - Double exposure double etch
 - Pitch split, litho-etch-litho-etch (LELE)
- Self-aligned methods
 - Self-aligned double patterning
 - Self-aligned quadruple patterning


Double-Exposure Double-Etch



32nm Examples




Double exposure




IEDM'08

Pitch-Split Double Exposure



Self-Aligned Double Patterning (SADP)



Litho: Design Implications

- Forbidden directions
 - Depends on illumination type
 - Poly lines in other directions can exist but need to be thicker
- Forbidden pitches
 - Nulls in the interference pattern
 - Multiple patterning
- Forbidden shapes in PSM, multiple-patterning
- Assist features
 - If a transistor doesn't have a neighbor, let's add a dummy

EECS251B L09 TECHNOLOGY 2

Litho: Current Options (Beyond 10nm)

- Multiple patterning
 - NA ~ 1.2-1.35
- EUV lithography
 - $\lambda = 13.5\text{nm}$

Normalized wafer cost adder*	
SE	1
LELE	2.5
LELELE	3.5
SADP	2
SAQP	3
EUV SE	4
EUV SADP	6


EECS251B L09 TECHNOLOGY 2

Cost adder reduced with increased power/throughput of EUV

A. Raley, SPIE'16

EECS251B L09 TECHNOLOGY 2

Modern Bulk/finFET/FDSOI processes




Some of the Process Features (Designer's Perspective)


1. Shallow-trench isolation
2. High-k/Metal-gate technology
3. Strained silicon
4. Thin-body devices (28nm, and beyond)
5. Copper interconnects with low-k dielectrics

1. Shallow Trench Isolation


- Less space needed for isolation
- Some impact on stress



2. Hi-k/Metal gate




3. Strained Silicon




Intel

β -Ratio

- $\beta = W_p / W_n$




EECS251B L09 TECHNOLOGY 2



EECS251B L09 TECHNOLOGY 2

5. Thin-Body Devices


- 28nm FDSOI



N. Planes, VLSI'2012

EECS251B L09 TECHNOLOGY 2

- 22/14nm finFET




C. Auth, VLSI'2012

FinFETs and gate P/N sizing


- The use of strain closes the gap between N and P on currents to $\sim 1:1$
- No strain

- Strained planar Si

- FinFET



EECS251B L09 TECHNOLOGY 2



Intel's Strained Si Numbers

Performance gains:

	90 nm		65 nm	
	NMOS	PMOS	NMOS	PMOS
μ	20%	55%	35%	90%
IDSAT	10%	30%	18%	50%
IDLIN	10%	55%	18%	80%

S. Thompson, VLSI'06 Tutorial

EECS251B L09 TECHNOLOGY 2

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250


251

252

253

254


5. Interconnect



J. Hartmann, ISSCC'07


Interconnect: CMP

Cu interconnect: Dual damascene process



- Metal density rules (20%-80%)
- Slotting rules
- Also: Antenna rules

DRAM Scaling



- DRAM density scaling:
 - Transistor
 - Cap
 - Integration

DRAM capacity/bandwidth




K.Kim, IEDM,'21

ECCS2518 L09 TECHNOLOGY 2

Flash Scaling


- Density and architecture scaling



Chiplets

Migration to Chiplets

- Split the product into multiple dies
 - Same or mixed technologies
- Increase functionality, performance @ lower cost
- Mix technologies




Plot from K.Kim, IEDM'21


ECCS2518 L09 TECHNOLOGY 2

2.D Chiplet Interfaces

- High-density interfaces have been evolving over the past decade




TSV Technology



K.C.Yee, D.Yu, IEDM'20 Short Course


TSV-less Technology




K.C.Yee, D.Yu, IEDM'20 Short Course

Interconnect Density Scaling

- Bump density and BW/edge or BW/area




Scaling is scale-out ... Getting to 1M cores/system



Some Open Issues

- High-value (e.g. hyperscale) products are driving the chiplet technology
- What about sub-150mm² dies?



Next Lecture

- Transistor models, gate sizing

Summary

- FinFET and FDSOI processes deployed now
 - Expected to be replaced by nanosheets
- Lithography and manufacturing restrict design rules
 - Need to be aware of implications on design
 - EUV entering production
- More changes coming: forksheets, buried power rails, chiplets – 2.5D and 3D
 - Plurality of interconnect standards

