

EECS251B : Advanced Digital Circuits and Systems



Lecture 25 – Supplies and Clocks

Borivoje Nikolić, Vladimir Stojanović, Sophia Shao

Time for course surveys!



Recap

- Basics of phase-locked loops
- Digital PLLs

EECS251B L25 SUPPLY GENERATION




Delay-Locked Loops

EECS251B L25 SUPPLY GENERATION


Delay-Locked Loop

- First order loop: inherently stable
- No filtering of input jitter
- Constant frequency (no synthesis)
- No phase error accumulation



EECS251B L25 SUPPLY GENERATION

Delay-Locked Loop



Open loop transfer function

$$\frac{D_0(s)}{D_I(s) - D_0(s)} = K_{PD} \frac{1}{SC} I_{CP} K_{DL} F_{REF} = \frac{1}{s} K_{PD} K_F K_{DL}$$

Closed loop transfer function


$$H(s) = \frac{D_0(s)}{D_I(s)} = \frac{K_{PD} K_F K_{DL}}{s + K_{PD} K_F K_{DL}}$$

EECS251B L25 SUPPLY GENERATION


EECS251B L25 SUPPLY GENERATION

Clock Generation

Delay-Locked Loop (Delay Line Based)





Phase-Locked Loop (VCO/DCO-Based)



EECS251B L25 SUPPLY GENERATION


DLL Locking



Courtesy of IEEE Press, New York. © 2000

EECS251B L25 SUPPLY GENERATION

Delay-Locked Loop



- $\omega_N >$ an order of magnitude below F_{REF}
- Use of DLLs requires low-jitter input
- VCDL must span adequate delay range + reset to min delay
- Noise sources:
 - Delay line (Supply sensitivity)
 - Clock buffers that follow
 - Device noise (small)

EECS251B L25 SUPPLY GENERATION


EECS251B L25 SUPPLY GENERATION

Announcements

- Final is in-class 4/28
 - 80min, 9:40am-11am
- Project presentations 5/5
 - 9am – 12:30pm
 - BWRC
 - 12min + 3min Q&A

EECS251B L25 SUPPLY GENERATION

Clock Distribution




EECS251B L25 SUPPLY GENERATION



Clock Distribution


EECS251B L25 SUPPLY GENERATION

Clock Grid



EECS251B L25 SUPPLY GENERATION

One PLL with multiple DLLs



- Single PLL, and two cores vary frequency through digital frequency dividers (DFDs) and DLLs
 - SLCB: Second-Level Clock Buffer
 - CVD: Clock Vernier Device – fine (static) delay tuning

Fischer, JSSC 1/06



Deskewing and Synchronization

EECS251B L25 SUPPLY GENERATION


Clock Domain Synchronization

Type	Frequency	Phase
Synchronous	Same	Same
Mesynchronous	Same	Constant offset
Plesiochronous	Small difference	Slowly varying
Asynchronous	Different	Arbitrary

EECS251B L25 SUPPLY GENERATION


EECS251B L25 SUPPLY GENERATION

Deskew System (Mesochronous)




Geannopoulos, ISSCC'98

Deskew Buffer




- Essentially a DLL to align regional clock with ref. clock

Clock Domain Crossings



Bowhill, ISSCC'15


Clock Crossing FIFOs



- FIFO for CLOCK CROSSINGS

http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf

Deskev System




Rusu, ISSCC'00

Clock Subsystem


- Intel Xeon – Bowhill, ISSCC'15

• Independent clocks for 4-18 cores

• Self-biased (SB) and LC PLLs



Brute-Force Synchronizer



Can be metastable, if setup/hold are violated

- Cascaded flip-flops reduce the probability of metastability

Supply Generation



Supply Generation

• Linear

- Series or shunt
- Linear regulation
- Quiet
- Inefficient (unless $V_{in}-V_{out}$ is small)

• Switching (Capacitive)


- Limited efficiency
- Poor regulation
- Voltage ripples

• Switching (Magnetic)

- Efficient
- Require external components
- Noisy

ECCS251B L25 SUPPLY GENERATION

Linear Voltage Regulator




Negative feedback sets low supply resistance
Voltage regulated to desired level

E.g. IBM Power7 has 48 linear regulators


Efficiency $\eta < V_{out}/V_{in}$

Linear vs. Switching Regulators



Efficiency $\eta < V_{out}/V_{in}$


Switching



ECCS251B L25 SUPPLY GENERATION

Switching Supply

• Buck Converter



Pulse-Width Modulation (PWM) regulates V_{out}


High switching frequency, interleaving reduce ripple

ECCS251B L25 SUPPLY GENERATION

Inside Haswell


Integrated VR Technology

- 'Common Cell' Architecture - 20 cells
- Architecture supports flat efficiency curve
- Fine grain power management
 - Allows for multiple voltage rails
 - Telemetry and Margining features
 - Active Voltage Positioning for current sharing and balance
 - Control features, including: JTAG, FPGA, Test/BIST



Power cell

2.8 mm^2




ECCS251B L25 SUPPLY GENERATION

Inside Haswell

Review: Power Cell Architecture



- Each Power cell = Mini VR
 - Up to 25A rating* - tested
 - Programmable switching frequency 30MHz to 140MHz
 - Ring coupled inductor topology
- 16 phases per power cell, 320 phases per chip
 - High phase count reduces noise, ripple
 - High granularity
 - Cell shedding
 - Bridge shedding
- BIST
 - Self-load and characterization system





* Thermally constrained

Intel Broadwell

• Inductors moved to a small PCB



Switched-Capacitor Supply




Interleaving reduces ripple, but lowers efficiency

ECCS251B L25 SUPPLY GENERATION

What happens with supply when load changes?

<http://www.research.ibm.com/people/r/restle/Animations/DAC01top.html>



Philip Restle, IBM


Supply Resonances

- First droop
 - Package L + on-die C
- Second droop
 - Motherboard + package decoupling
- Third droop
 - Board capacitors

ECCS2518 L25 SUPPLY GENERATION

Power Delivery

- Typical model




Wong, JSSC'06

ECCS2518 L25 SUPPLY GENERATION

Clock and Supply


- Large digital systems can have large voltage transients
- Can we filter impact of voltage on a clock generator?



Kurd, JSSC'09

ECCS2518 L25 SUPPLY GENERATION

Clock and Supply




- IBM Power7, with one PLL per core

Lefurgy, MICRO'11

ECCS2518 L25 SUPPLY GENERATION

How to model

- Abstracted delay line




Wong, JSSC'06

ECCS2518 L25 SUPPLY GENERATION

Droop Detection

- Hashimoto, JSSC 4/18



ECCS2518 L25 SUPPLY GENERATION

Summary

- DLLs are used for phase alignment, deskewing
- Modern SoCs are globally asynchronous, locally synchronous
- Supply regulators
- Clock and supply interact



ECCS2518 L25 SUPPLY GENERATION



Next Lecture

- Wrap-up



EECS251B 12.5 SUPPLY GENERATION



41