



inst.eecs.berkeley.edu/~eecs251b

EECS251B : Advanced Digital Circuits and Systems

Lecture 9 – Modern Technologies

Borivoje Nikolić, Vladimir Stojanović, Sophia Shao



2022 ISSCC: Feb. 19-26
(virtual)
Main program, forums, tutorials, events



ADVANCE PROGRAM



2022 IEEE
INTERNATIONAL
SOLID-STATE
CIRCUITS CONFERENCE

FEBRUARY
19, 20, 21, 22, 23, 24, 25, 26
ALL VIRTUAL

CONFERENCE THEME:
Intelligent Silicon
for a Sustainable World


DRAFT 2 - 11 - 2022



Berkeley 

EECS251B L09 TECHNOLOGY 2

1




Recap


- Technology affects circuit design
 - Optimized for standard cell, SRAM density
 - Recent scaling not uniform per layer
- Lithography restricts layer orientation, length quantization
 - Favors layout regularity
 - Has implications on variability
- FinFETs add more restrictions (width quantization)

EECS251B L09 TECHNOLOGY 2

2




3



4

Litho (5): Phase-Shift Masks

- Phase Shifting Masks (PSM)
 - Creates interference fringes on the wafer → Interference effects boost contrast → Phase Masks can make extremely small lines



A. Kahng, ICCAD'03

EECS251B L09 TECHNOLOGY 2


5

Litho (6): Double Patterning


- Double exposure double etch
 - Double exposure double etch
 - Pitch split, litho-etch-litho-etch (LELE)
- Self-aligned methods
 - Self-aligned double patterning
 - Self-aligned quadruple patterning

EECS251B L09 TECHNOLOGY 2


6




7



8



9



10

Litho: Design Implications

- Forbidden directions
 - Depends on illumination type
 - Poly lines in other directions can exist but need to be thicker
- Forbidden pitches
 - Nulls in the interference pattern
 - Multiple patterning
- Forbidden shapes in PSM, multiple-patterning
- Assist features
 - If a transistor doesn't have a neighbor, let's add a dummy

EECS251B L09 TECHNOLOGY 2

11

Litho: Current Options (Beyond 10nm)

- Multiple patterning
 - NA ~ 1.2-1.35
- EUV lithography
 - $\lambda = 13.5\text{nm}$

Normalized wafer cost adder*	
SE	1
LELE	2.5
LELELE	3.5
SADP	2
SAQP	3
EUV SE	4
EUV SADP	6


*TEL™ Internal calculation

A. Raley, SPIE'16


Cost adder reduced with increased power/throughput of EUV

EECS251B L09 TECHNOLOGY 2


12




13




14



15



16



17



Intel's Strained Si Numbers


Performance gains:

	90 nm		65 nm	
	NMOS	PMOS	NMOS	PMOS
μ	20%	55%	35%	90%
IDSAT	10%	30%	18%	50%
IDLIN	10%	55%	18%	80%


S. Thompson, VLSI'06 Tutorial
EECS251B L09 TECHNOLOGY 2

18







21




22




23




24




25




26




27




28




29





30



31



32



Some Open Issues

- High-value (e.g. hyperscale) products are driving the chiplet technology
 - What about sub-150mm² dies?

The graph plots the relative cost of a chiplet-based design against the size of a monolithic chip. The Y-axis is 'Relative Cost (Chip + Pkg)' ranging from 0.5 to 1.0. The X-axis is 'Monolithic Chip Size' in mm², with points at 150, 450, and 750. Three curves are shown: a red curve for a 'Monolithic Chip' (Logic₁ and Analog IP + IO), a blue curve for a '2-die 3D Chiplet w/ Node Mix' (Logic₁ and Logic₂), and a black curve for a '2-die 3D Chiplet w/ Same Node' (Logic₁ and Logic₂). All curves start at approximately 1.0 for 150 mm² and decrease as the monolithic chip size increases. A green arrow points from the monolithic chip configuration to the 2-die 3D chiplet with node mix.

Cost of disintegration:

- AIB 1.0: 12mm² in 16nm @ \$0.1/mm² = \$1.2 on each side (50k mm² on a \$5k 12-in wafer; 5nm wafers are \$15k – chiplet interface is 2 x \$4)
- Substrate cost: >\$10 (could be >\$100)
- Test escape losses

Sum: \$25+ (but can be >\$100)

Chiplets are not for free

Can they offset the NRI costs?
Make medium volume ASICs affordable?

EECS251B L09 TECHNOLOGY 2


35

Summary

- FinFET and FDSOI processes deployed now
 - Expected to be replaced by nanosheets
- Lithography and manufacturing restrict design rules
 - Need to be aware of implications on design
 - EUV entering production
- More changes coming: forksheets, buried power rails, chiplets – 2.5D and 3D
 - Plurality of interconnect standards

EECS251B L09 TECHNOLOGY 2

36



37