

inst.eecs.berkeley.edu/~eecs251b

EECS251B : Advanced Digital Circuits and Systems





Lecture 23 – Optimal Thresholds

Borivoje Nikolić, Vladimir Stojanović, Sophia Shao

Broadcom launches Wi-Fi 7 chips
 April 13, 2022 [Nitin Dahad](#)

Broadcom's new family of Wi-Fi 7 chips will help implement the speed, latency and determinism, and features like multi-link operation offered by the new Wi-Fi standard.



Broadcom's new Wi-Fi 7 product family. (Image: Broadcom)

EECS251B L22 OPTIMAL THRESHOLDS

1

 Berkeley 


Recap

- Limiting transistor leakage
 - Multi-threshold designs
 - Transistor stacking
 - Sleep modes
 - Power gating


EECS251B L22 OPTIMAL THRESHOLDS

2

1



3



4

FDSOI and Bulk

The diagram shows two cross-sectional views of transistors. On the left, a Bulk CMOS structure is shown with an N-well and P-well on a P-substrate. It features NMOS and PMOS transistors with gate (G), source (S), drain (D), and back-bias (V_{BDS}) terminals. On the right, a UTBB FD-SOI structure is shown with a thin body (BOX) on a P-substrate. It also features NMOS and PMOS transistors with similar terminals. The labels 'P-Well' and 'N-Well' refer to the bulk regions in the Bulk CMOS version.

- Bulk CMOS
 - Leakage paths through bulk
 - RDF dominates local variability
 - Diodes and B2B tunneling limit back-bias range
- UTBB FD-SOI
 - Thin body for short-channel control
 - No doping – less RDF
 - Extended back-bias range

EECS251B L22 OPTIMAL THRESHOLDS

5

FDSOI Wells and Back Bias


The diagram shows two cross-sectional views of FDSOI transistors. Both have a thin body (BOX) on a P-substrate. The left one has an N-well above the BOX and a P-well below it. The right one has a P-well above the BOX and an N-well below it. In both cases, the back-bias voltage V_{BDS} is applied to the P-well region. The gate (G), source (S), drain (D), and back-bias (V_{BDS}) terminals are shown for both NMOS and PMOS transistors.

- Typical (RVT)
 - $GND_{S,nom} = 0V, V_{DDS,nom} = V_{DD}$
 - Reverse body bias, $V_{BSN} < 0V$
 - $(-3V) < GND_S < V_{DD}/2 + 0.3V$
 - Limit due to diodes, BOX
 - Can reverse bias 2-3V each
- Flip-well (LVT)
 - $V_{DDS,nom} = GND_{S,nom} = 0V$
 - Forward body bias $V_{BSN} > 0V$
 - $0.3V < GND_S < (3V)$
 - Limit due to diodes, BOX
 - Can forward bias 2-3V each


EECS251B L22 OPTIMAL THRESHOLDS

P. Flatresse, ISSCC'13

6



7



8

Back Bias in FDSOI

EECS251B L22 OPTIMAL THRESHOLDS

- Triple well (deep N-Well, DNW) allows for separate back bias
- Layout penalty; capacitance to drive

9

Digital Logic: UPF

- Supply, back-bias defined in Unified Power Format (UPF)
 - Or Common Power Format (CPF)
- Handled by synthesis, place and route tools

```
UPF description of PT_TOP with GND, VDD, GNDS and VDDS supplies.
create_power_domain PD_TOP
create_supply_port GND
create_supply_port VDD
create_supply_net GND-domain PD_TOP
connect_supply_net GND-parts { GND }
create_supply_net VDD-domain PD_TOP
connect_supply_net VDD-parts { VDD }

set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net GND

# Body-bias specification
create_supply_port VDDS
create_supply_port GNDS
create_supply_net VDDS-domain PD_TOP
connect_supply_net VDDS-parts { VDDS vddgndvdds"/VDDSCORE }
create_supply_net GNDS-domain PD_TOP
connect_supply_net GNDS-parts { GNDS gnds"/VDDCOREIV8 }

create_supply_set back_bias_set \
-function {vwell VDDS} \
-function {pwell GNDS} \
-reference_gnd {GND}

create_power_domain PD_TOP-update +supply bias
associate_supply_set back_bias_set-handle PD_TOP.bias
```

M.Blaagojevic, Ph.D. Dissertation, ISEP 2017

EECS251B L22 OPTIMAL THRESHOLDS

10

Digital Logic - Implementation

- Well taps added explicitly
 - Difference from bulk

The diagram illustrates the implementation of digital logic. On the left, a cross-sectional view shows four logic cells (X1-X4) with 'Well taps' indicated. On the right, a layout diagram shows a grid of logic cells connected by horizontal and vertical lines. A legend identifies symbols: a tap cell (black square), N-well (grey square), P-well (white square), and Deep N-well (square with diagonal). Labels include V_{nwell} , V_{pwell} , $\sim 2\mu m$, V_{DD} , V_{DD2} , GND , V_{DD3} , V_{DD4} , and V_{DD5} . A note indicates a distance of $\sim 2\mu m$.

Back bias straps

- Low DC current
- Except for very fast transitions

EECS251B L22 OPTIMAL THRESHOLDS

11

Dynamic Body Bias (Bulk)


ISSCC'96 pp.166-167

The circuit diagram shows a dynamic body bias (VT莫斯) circuit. It consists of two NMOS transistors (top and bottom) sharing a common gate. The top NMOS has its drain connected to $V_{DD} + 3.3V$ at standby and $V_{DD} + 0.5V$ at active. Its source is connected to the n-well bias $V_{BB,p}$. The bottom NMOS has its drain connected to GND at standby and $-0.55V$ at active. Its source is connected to the p-well bias $V_{BB,n}$. The gate of the top NMOS is connected to the gate of the bottom NMOS. The bottom NMOS has its gate connected to V_{DD} and its drain connected to the n-well bias $V_{BB,p}$. The top NMOS has its drain connected to the p-well bias $V_{BB,n}$. The threshold voltages are labeled as $V_{th,p}$ and $V_{th,n}$. The n-well bias $V_{BB,p}$ is controlled by a voltage V_T and has values $V_{DD} + 0.5V$ at active and $-0.55V$ at standby. The p-well bias $V_{BB,n}$ has values $-0.5V$ at active and $-3.3V$ at standby.


VTCMOS :
Dynamic V_{th} control for low power through backgate bias
example:
(SATS) or (SPR) or (SATS + SPR)

EECS251B L22 OPTIMAL THRESHOLDS


12




13




14




15




16




17




18




19





20



21



22



Optimal V_{DD} , V_{Th}

- Adjusting V_{DD} , V_{Th} trades off energy and delay
- We studied energy-limited design
 - And alternate ways for optimizing energy and delay together
 - E.g. energy-delay product (EDP)
 - Or $E^n D^m$, $n, m > 1$


EECS251B L22 OPTIMAL THRESHOLDS

25

25

Optimal EDP Contours

- Plot of EDP curves in V_{DD} , V_{Th} plane




Gonzalez, JSSC 8/97


EECS251B L22 OPTIMAL THRESHOLDS

26


26




27




28




29




30



31



32



33