

# EECS251B : Advanced Digital Circuits and Systems

## Lecture 14 – Latches

Borivoje Nikolić, Vladimir Stojanović, Sophia Shao



AMD Allies with Ranovus on Data Center Photonics Module  
March 6, 2022, EETimes



The co-packaged optical (CPO) demonstration system built by Xilinx and Ranovus. It incorporates the former's Versal ACAP with the latter's Odin Analog-Drive CPO 2.0. (Source: Ranovus)



EECS251B L14 LATCHES





### Recap

- Flip-flop-based (edge-triggered) timing dominates today
- Latch-based timing can increase performance, but needs extra care
- There is also asynchronous design

### Review: MUX

- 2-input MUX





### Design for Performance



#### Latch Design



### Review: Transmission Gates




### Review: Transmission Gates




### Generating Complementary Clocks

- Inverter fork




### Latch vs. Flip-Flop




## Latches

Transmission-Gate Latch




C<sup>2</sup>MOS Latch




Usually without contention

## Latches



(a) The transparent high latch (THL)

(b) The transparent low latch (TLL)



(c) Timing waveforms for the THL  
Courtesy of IEEE Press, New York. © 2000

## Announcements

- Quiz 1 next Tuesday, in lecture
- Lab 5 due this week
- Midterm reports due next week
  - 4 pages, conference format


## Design for Performance

### Delay, Setup, Hold




## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)



## Setup-Hold Time Illustrations


Circuit before clock arrival (Setup-1 case)



8BC32518 L14 LATCHES

## Setup-Hold Time Illustrations

Hold-1 case




17

8BC32518 L14 LATCHES

18

## Setup-Hold Time Illustrations


Hold-1 case



8BC32518 L14 LATCHES

## Setup-Hold Time Illustrations

Hold-1 case




19

8BC32518 L14 LATCHES

20

## Setup-Hold Time Illustrations


Hold-1 case



8BC32518 L14 LATCHES

## Setup-Hold Time Illustrations

Hold-1 case




21

8BC32518 L14 LATCHES


22

## More Precise Setup Time



8BC32518 L14 LATCHES


## Latch $t_{D-Q}$ and $t_{Clk-Q}$



23

8BC32518 L14 LATCHES

24




## Flip-Flops

### Key Point

- Two ways to design a flip-flop
  - Latch pair (large majority)
  - Pulsed latch

### Latch vs. Flip-Flop



Courtesy of IEEE Press, New York. © 2000


### Flip-Flops

- Performance metrics
- Delay metrics
  - Insertion delay
  - Inherent race immunity
  - 'Softness' (Clock skew absorption)
  - Inclusion of logic
  - Small (+constant) clock load
- Power/Energy Metrics
  - Power/energy
- Design robustness
  - Noise immunity


### Scan Test

### Types of Flip-Flops


#### Latch Pair



#### Pulse-Triggered Latch



### Flip-Flop (Latch Pair) Clk-Q, setup, hold



## Flip-Flop Timing Characterization

- Combinational logic delay is a function of output load and input slope
- Sequential timing (flip-flop):
  - $t_{clk-q}$  is function of output load and clock rise time
  - $t_{su}$ ,  $t_{H}$  are functions of D and Clk rise/fall times

8BC32518 L14 LATCHES

## Pulse-Triggered Latches


- First stage is a pulse generator
  - generates a pulse (glitch) on a rising edge of the clock
- Second stage is a latch
  - captures the pulse generated in the first stage
- Pulse generation results in a negative setup time
- Frequently exhibit a soft edge property
- Note: power is always consumed in the pulse generator
  - Often shared by a group (register)

33

8BC32518 L14 LATCHES

## Pulsed Latch


Simple pulsed latch



Kozu, ISSCC'96

8BC32518 L14 LATCHES

## Intel/HP Itanium 2




Naffziger, ISSCC'02

35

8BC32518 L14 LATCHES

## Pulsed Latches


Hybrid Latch Flip-Flop, AMD K-6  
Partovi, ISSCC'96



8BC32518 L14 LATCHES

## HLFF Operation

1-0 and 0-1 transitions at the input with Ops setup time




37

8BC32518 L14 LATCHES

## Hybrid Latch Flip-Flop

Skew absorption




Partovi et al, ISSCC'96

8BC32518 L14 LATCHES

## Pulsed Latches

7474, from mid-1960's



39


8BC32518 L14 LATCHES

40


## Pulsed Latches

Sense-amplifier-based flip-flop, Matsui 1992.  
DEC Alpha 21264, StrongARM 110

First stage is a sense amplifier, precharged to high, when  $Clk = 0$   
After rising edge of the clock sense amplifier generates the pulse on S or R  
The pulse is captured in S-R latch  
Cross-coupled NAND has different propagation delays of rising and falling edges




## Sense Amplifier-Based Flip-Flop



Courtesy of IEEE Press, New York. © 2000

## Sampling Window Comparison



## Summary

- Logical effort can be used to analyze latch timing
  - Clk-Q, setup, hold
- Flip-flops:
  - Latch pairs
  - Pulse triggered

## Next Lecture

- Variability