

EECS251B : Advanced Digital Circuits and Systems

Lecture 23 – Optimal Thresholds



Borivoje Nikolić, Vladimir Stojanović, Sophia Shao



Broadcom launches Wi-Fi 7 chips

April 13, 2022 Nitin Dahad

Broadcom's new family of Wi-Fi 7 chips will help implement the speed, latency and determinism, and features like multi-link operation offered by the new Wi-Fi standard.



Broadcom's new Wi-Fi 7 product family. (Image: Broadcom)

Berkeley

EECS251B L22 OPTIMAL THRESHOLDS

Recap

- Limiting transistor leakage
 - Multi-threshold designs
 - Transistor stacking
 - Sleep modes
 - Power gating

EECS251B L22 OPTIMAL THRESHOLDS





Dynamic Threshold Scaling

Dynamic Body Bias

- Similar concept to dynamic voltage scaling
- Control loop adjusts the substrate bias to meet the timing/leakage goal
 - Can be used just as runtime/sleep
- Limited range of threshold adjustments in bulk ($<100\text{mV}$)
 - Limited leakage reduction ($<10\%$)
- Works well in FDSOI ($80\text{-}85\text{mV/V}$, with $\sim1.8\text{V}$ range)
- No delay penalty
 - Can increase speed by forward bias
- Energy cost of charging/discharging the substrate capacitance
 - but doesn't need a regulator

FDSOI and Bulk



Bulk CMOS

- Leakage paths through bulk
- RDF dominates local variability
- Diodes and B2B tunneling limit back-bias range

EECS251B L22 OPTIMAL THRESHOLDS

UTBB FD-SOI

- Thin body for short-channel control
- No doping – less RDF
- Extended back-bias range

FDSOI Wells and Back Bias

Typical (RVT)



- $GND_{S,nom} = 0\text{V}$, $V_{DD,nom} = V_{DD}$
- Reverse body bias, $V_{BSN} < 0\text{V}$
- $(-3\text{V}) < GND_S < V_{DD}/2+0.3\text{V}$
 - Limit due to diodes, BOX
 - Can reverse bias 2-3V each

Flip-well (LVT)


- $V_{DD,nom} = GND_{S,nom} = 0\text{V}$
- Forward body bias $V_{BSN} > 0\text{V}$
- $0.3\text{V} < GND_S < (3\text{V})$
 - Limit due to diodes, BOX
- Can forward bias 2-3V each

P. Flatresse, ISSCC'13

Back-Bias in FDSOI




Back-gate contact



- $\gamma = 85\text{mV/V}$ body coefficient, and extended voltage range
- Lower coefficient and voltage range in bulk, finFET

D. Jacquet, JSSC 4/14

Multi V_{Th}




- No channel implant in 28FDSOI
 - No multi V_{Th}
- Can't abut wells
 - RVT and LVT require different well biases


D. Jacquet, JSSC 4/14

Generating Back Bias

- Fast and wide voltage range back-bias in FDSOI




Supply/Process Compensation



- Able to track ~200mV supply droops and maintain constant frequency (measured by a replica) by back-bias adjustments


Dynamic Frequency Loop in FDSOI




Announcements

- Quiz 3 today
- Homework 4 due next week

Dynamic Voltage Scaled Microprocessor




External V_{DD} $3.3V \pm 10\%$
Internal V_{DDL} $0.8V \sim 2.9V \pm 5\%$



ECCS2518 L22 OPTIMAL THRESHOLDS


Adapting V_{DD} and V_{Th}



- Adapting both V_{DD} and V_{Th} during runtime
- V_{Th} is much less sensitive

ECCS2518 L22 OPTIMAL THRESHOLDS

Adapting V_{DD} and V_{Th}



Miyazaki, ISSCC'02

ECCS2518 L22 OPTIMAL THRESHOLDS

Optimal V_{DD} , V_{Th}


- Adjusting V_{DD} , V_{Th} trades of energy and delay
- We studied energy-limited design
 - And alternate ways for optimizing energy and delay together
 - E.g. energy-delay product (EDP)
 - Or $E^n D^m$, $n, m > 1$



EEC52518 L22 OPTIMAL THRESHOLDS

Optimal EDP Contours

- Plot of EDP curves in V_{DD} , V_{Th} plane




Gonzalez, JSSC 8/97

Sizing, Supply, Threshold Optimization


Reference Design:	Topology	Inverter	Adder	Decoder
$D^{\text{ref}}(V_{dd}^{\max}, V_{th}^{\text{ref}})$	$(E_{Lk}/E_{Sw})^{\text{ref}}$	0.1%	1%	10%

Large variation in optimal circuit parameters V_{dd}^{opt} , V_{th}^{opt} , w^{opt}



EEC52518 L22 OPTIMAL THRESHOLDS

Result: E-D Tradeoff in an Adder



80% of energy saved
without delay penalty

40% delay improvement
without energy penalty

Energy-constrained delay

- Active power

$$P_{act} = \alpha f C V_{DD}^2$$

$$f = 1/L_D t_p$$

- Leakage power

$$P_{leak} = I_0 e^{-\frac{-V_{Th}-V_{DD}}{S} V_{DD}}$$

- Eliminate one variable(V_{Th}) and find $P_{min}(V_{DD})$

Nose, ASP-DAC'00


EEC52518 L22 OPTIMAL THRESHOLDS

- ♦ Large $(E_{Lk}/E_{Sw})^{\text{opt}}$
- ♦ Flat E_{Op} minimum
- ♦ Topology dependent


$$(E_{Lk}/E_{Sw})_{\text{opt}} = \frac{2}{\ln\left(\frac{L_d}{\alpha_{avg}}\right) - K}$$

Optimal designs have high leakage ($E_{Lk}/E_{Sw} \approx 0.5$)

Subthreshold Optimum



Calhoun, JSSC 9/05



Summary

- Body effect weak in bulk CMOS
 - Strong in FDSOI
- Dynamic threshold scaling
 - Primarily for leakage control, process compensation
- Optimal thresholds
 - Total energy is minimized with 1/3 being leakage



EEC52518 L22 OPTIMAL THRESHOLDS

EEC52518 L22 OPTIMAL THRESHOLDS





Next Lecture

- Clock generation and distribution



EECS251B L22 OPTIMAL THRESHOLDS



33