

# EECS251B : Advanced Digital Circuits and Systems



Borivoje Nikolić, Vladimir Stojanović, Sophia Shao



## Universal Chiplet Interconnect Express (UCle) Announced: Setting Standards For The Chiplet Ecosystem

March 2, 2022, AnandTech

To that end, today Intel, AMD, Arm, and all three leading-edge foundries are coming together to announce that they are forming a new and open standard for chiplet interconnects, which is aptly being named Universal Chiplet Interconnect Express, or UCle.

[www.uclexpress.org](http://www.uclexpress.org)

EECS251B L13 TIMING



Universal Chiplet  
Interconnect Express

Berkeley

EECS251B L13 TIMING

## Recap

- Standard cell architectures depend on technology, maximize density-performance-power
- Standard cell library
  - Delay is tabulated, dependent on slope, load




## Design for Performance

### Flip-Flop-Based Timing

## Clock Nonidealities

- Clock skew
  - Spatial variation in temporally equivalent clock edges; deterministic + random,  $t_{sk}$
- Clock jitter
  - Temporal variations in consecutive edges of the clock signal; modulation + random noise
  - Cycle-to-cycle (short-term) -  $t_{js}$
  - Long-term -  $t_{jl}$
- Variation of the pulse width
  - for level-sensitive clocking


## Clock Uncertainties




Berkeley

EECS251B L13 TIMING

## Example Clock System





## Clock Skew and Jitter



- Both skew and jitter affect the effective cycle time
- Only skew affects the race margin, if jitter is from the source
  - Distribution-induced jitter affects both


## Flip-Flop Parameters




Delays can be different for rising and falling data transitions

EECS251B L13 TIMING

## Latch Parameters




Unger and Tan  
Trans. on Comp.  
10/86



Delays can be different for rising and falling data transitions

EECS251B L13 TIMING

## Pictorial View of Setup and Hold Tests



ICCAD '07 Tutorial


Chandu Visweswarah

EECS251B L13 TIMING

## Key Point


- Latch-based sequencing can improve performance, but is more complicated
  - Timing analysis not limited to a consecutive pair of latches

## Latch Sequencing



EECS251B L13 TIMING

## Clock Constraints in Edge-Triggered Systems




Courtesy of IEEE Press, New York. © 2000

## Latch Timing




## Latch Timing



When data arrives  
to transparent latch  
Latch is a 'soft' barrier  
  
When data arrives  
to non-transparent latch  
Data has to be 're-launched'

## Latch-Based Timing



As long as transitions are within the assertion period of the latch, no impact of position of clock edges




EECS251B L13 TIMING


15

16


## Latch Design and Hold Times



## Slack Passing and Time Borrowing



## Slack Passing and Time Borrowing



## Announcements


- Assignment #1 due tomorrow
- Quiz 1 next Tuesday, in lecture
- Lab 5 due next week

## Soft-Edge Properties of Latches


- **Slack passing** – logical partition uses left over time (slack) from the previous partition
- **Time borrowing** – logical partition utilizes a portion of time allotted to the next partition
- Makes most impact in unbalanced pipelines

Bernstein et al, Chapter 8, Chandrakasan, Chap 11 (by Partovi)

## Slack Passing and Time Borrowing











## Slack-Passing and Cycle Borrowing




## Design for Performance

### Latch Design






**Design for Performance**  
**Delay, Setup, Hold**




## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




## Setup-Hold Time Illustrations

**Hold-1 case**




## Setup-Hold Time Illustrations

**Hold-1 case**




## Setup-Hold Time Illustrations

**Hold-1 case**




## Setup-Hold Time Illustrations


**Hold-1 case**





## Setup-Hold Time Illustrations



## More Precise Setup Time



## Latch $t_{D-Q}$ and $t_{Clk-Q}$




## Summary

- Flip-flop-based (edge-triggered) timing dominates today
- Latch-based timing can increase performance, but needs extra care
- There is also asynchronous design
- Logical effort can be used to analyze latch timing

## Next Lecture

- Flip-flops
- Variability

EECS251B L13 TIMING



45

46