

inst.eecs.berkeley.edu/~eecs251b


# EECS251B : Advanced Digital Circuits and Systems



## Lecture 15 – Variability

**Borivoje Nikolić, Vladimir Stojanović, Sophia Shao**

Apple Announces M1Ultra  
March 8, 2022, AnandTech





EECS251B L15 VARIABILITY

Berkeley 


1

## Recap


- Logical effort can be used to analyze latch timing
  - Clk-Q, D-Q delays are  $\sim 1\text{FO4}$  delay (with  $F=1$ )

EECS251B L15 VARIABILITY


2




3




4



5




6




7



8



9



10

## Flip-Flop Timing Characterization

- Combinational logic delay is a function of output load and input slope
- Sequential timing (flip-flop):
  - $t_{clk-q}$  is function of output load and clock rise time
  - $t_{S_{U/H}}$  are functions of D and Clk rise/fall times

EECS251B L15 VARIABILITY



11

## Pulse-Triggered Latches

- First stage is a pulse generator
  - generates a pulse (glitch) on a rising edge of the clock
- Second stage is a latch
  - captures the pulse generated in the first stage
- Pulse generation results in a negative setup time
- Frequently exhibit a soft edge property
- Note: power is always consumed in the pulse generator
  - Often shared by a group (register)


EECS251B L15 VARIABILITY

12



## Pulsed Latches

Hybrid Latch Flip-Flop, AMD K-6  
Partovi, ISSCC'96




EECS251B L15 VARIABILITY

15

## HLFF Operation


1-0 and 0-1 transitions at the input with 0ps setup time




EECS251B L15 VARIABILITY

16

16



17




18

## Pulsed Latches


Sense-amplifier-based flip-flop, Matsui 1992  
DEC Alpha 21264, StrongARM 110

First stage is a sense amplifier, precharged to high, when  $Clk = 0$   
After rising edge of the clock sense amplifier generates the pulse on S or R  
The pulse is captured in S-R latch  
Cross-coupled NAND has different propagation delays of rising and falling edges




19

## Sense Amplifier-Based Flip-Flop



Courtesy of IEEE Press, New York. © 2000


20



21


- ### Announcements
- Lab 5 due this week
  - Midterm reports due next week
    - 4 pages, conference format
  - Assignment 2 posted this week
- EECS251B L15 VARIABILITY

22




23


## Design Variability Sources and Impact on Design




24




25



26



27



28

## Systematic and Random Device Variations

Parameter	Random	Systematic
Channel Dopant Concentration Nch	Affects $\sigma_{V_T}$ <sup>[1]</sup> 	Non uniformity in the process of dopant implantation, dosage, diffusion
Gate Oxide Thickness Tox	Si/SiO <sub>2</sub> & SiO <sub>2</sub> /Poly-Si interface roughness <sup>[2]</sup> 	Non uniformity in the process of oxide growth
Threshold Voltage $V_T$ (non Nch related)	Random anneal temperature and strain effects	Non-uniform annealing temperature <sup>[5]</sup> (metal coverage over gate) Biaxial strain
Mobility $\mu$	Random strain distributions	Systematic variation of strain in the Si due to STI, S/D area, contacts, gate density, etc
Gate Length L	Line edge roughness (LER) <sup>[3]</sup> 	Lithography and etching: Proximity effects, orientation <sup>[4]</sup>
Fin geometry/film thickness variations	Rounding, etc, $\sigma_{V_T}$ , mobility.	Systematic fin thickness Systematic Si film/BOX variations

[1] D. Frank et al, VLSI Symposium, Jun. 1999 . [2] A. Asenov et al, IEEE Trans on Electron Devices, Jan. 2002.  
[3] P. Oldiges et al, SISPAD 2000, Sept. 2000. [4] M. Orshansky et al, IEEE Trans on CAD, May 2002. [5] Tuinhout et al, IEDM, Dec 1996


EECS251B L15 VARIABILITY

29

29

## Dealing with Systematic Variations


- Model-to-hardware correlation classifies unknown sources




EECS251B L15 VARIABILITY

30



30




31




32





35



36

Design Variability  
Some Systematic Effects

## Layout: Poly Proximity Effects

- Gate CD is a function of its neighborhood

**Gate length depends on**

- Light intensity profile falling on the resist
- Resist: application of developer fluid<sup>[1]</sup>, post exposure bake (PEB) temperature<sup>[2]</sup>
- Dry etching: microscopic loading effects<sup>[3]</sup>

[1] J.Cain, M.S. Thesis, UC Berkeley  
[2] D. Steele et al, SPIE, vol.4689, July 2002.  
[3] J. D. Plummer, M.D. Deal, P.B. Griffin, Silicon VLSI Technology, Prentice-Hall, 2000.

EECS251B L15 VARIABILITY

37

37

## Layout: Proximity Test Structures

- 90nm experiments

Single gate inverter layout

Dummy poly

Stacked gates

L.T. Pang, VLSI'06

- 45nm experiments

No single gates allowed

P1 min max2

P2 mid1

P3 max1

P4 max2

L.T. Pang, CICC'08


- Ring oscillators and individual transistor leakage currents

EECS251B L15 VARIABILITY

38


38

## Results: Single Gates in 90nm




39

## Results: Single Gates in 45nm




- Weak effect on performance.  $\Delta F \sim 2\%$
- Small shifts in NMOS leakage and bigger shifts in PMOS leakage


40




41





42




43




44







47



48

## Random Telegraph Signal (RTS)



- Trapping of a carrier in oxide traps modulates  $V_{th}$  or  $I_{ds}$
- $\tau_e$  and  $\tau_c$  are random and follow exponential distributions

N. Tega et al, IRPS 2008.

EECS251B L15 VARIABILITY


49

## RTS and Technology Scaling

- RTS exceeds RDF at 3 sigma with 20nm gates

$$\Delta V_{th, \text{RTS}} \sim \frac{1}{WL}$$

$$\Delta V_{th, \text{RDF}} \sim \frac{1}{\sqrt{WL}}$$



Tega et. al, VLSI Tech. 09

EECS251B L15 VARIABILITY

50

## Summary

- Flip-flops:
  - Latch pairs
  - Pulse triggered
- Variability
  - Systematic
  - Random

EECS251B L15 VARIABILITY

51

51

## Next Lecture

- Memories

EECS251B L15 VARIABILITY

52

52