

# EECS251B : Advanced Digital Circuits and Systems

## Lecture 23 – Optimal Thresholds

Borivoje Nikolić, Vladimir Stojanović, Sophia Shao



### Broadcom launches Wi-Fi 7 chips

April 13, 2022 [Nitin Dahad](#)

Broadcom's new family of Wi-Fi 7 chips will help implement the speed, latency and determinism, and features like multi-link operation offered by the new Wi-Fi standard.



Broadcom's new Wi-Fi 7 product family. (Image: Broadcom)



EECS251B L22 OPTIMAL THRESHOLDS

## Recap

- Limiting transistor leakage
  - Multi-threshold designs
  - Transistor stacking
  - Sleep modes
  - Power gating

EECS251B L22 OPTIMAL THRESHOLDS

## Dynamic Threshold Scaling





## Dynamic Body Bias

- Similar concept to dynamic voltage scaling
  - Control loop adjusts the substrate bias to meet the timing/leakage goal
    - Can be used just as runtime/sleep
- Limited range of threshold adjustments in bulk (<100mV)
  - Limited leakage reduction (<10x)
- Works well in FDSOI (80-85mV/V, with ~1.8V range)
  - No delay penalty
    - Can increase speed by forward bias
- Energy cost of charging/discharging the substrate capacitance
  - but doesn't need a regulator

EECS251B L22 OPTIMAL THRESHOLDS

## FDSOI and Bulk



### Bulk CMOS



- Leakage paths through bulk
- RDF dominates local variability
- Diodes and B2B tunneling limit back-bias range

### UTBB FD-SOI

- Thin body for short-channel control
- No doping – less RDF
- Extended back-bias range

EECS251B L22 OPTIMAL THRESHOLDS

## FDSOI Wells and Back Bias



### Typical (RVT)

- $GND_{S,nom} = 0V$ ,  $V_{DDS,nom} = V_{DD}$
- Reverse body bias,  $V_{BSN} < 0V$
- $(-3V) < GND_S < V_{DD}/2 + 0.3V$ 
  - Limit due to diodes, BOX
- Can reverse bias 2-3V each





### Flip-well (LVT)

- $V_{DDS,nom} = GND_{S,nom} = 0V$
- Forward body bias  $V_{BSN} > 0V$
- $0.3V < GND_S < (3V)$ 
  - Limit due to diodes, BOX
- Can forward bias 2-3V each

P. Flatters, ISSCC'13


EECS251B L22 OPTIMAL THRESHOLDS

## Back-Bias in FDSOI



## Multi $V_{Th}$

- No channel implant in 28FDSOI
  - No multi  $V_{Th}$
- Can't about wells
  - RVT and LVT require different well biases



EECS251B L22 OPTIMAL THRESHOLDS

EECS251B L22 OPTIMAL THRESHOLDS




- 

9

9


12

12




## Generating Back Bias

- Fast and wide voltage range back-bias in FDSOI




Switched capacitors generate negative bias and pump substrate

## Supply/Process Compensation



- Able to track ~200mV supply droops and maintain constant frequency (measured by a replica) by back-bias adjustments

## Dynamic Frequency Loop in FDSOI




Quelen, ISSCC'18

## Announcements

- Quiz 3 today
- Homework 4 due next week


5.0 Optimal  $V_{DD}$   $V_{Th}$

## Dynamic Voltage Scaled Microprocessor



Courtesy: Prof. Kuroda


## Adapting $V_{DD}$ and $V_{Th}$



- Adapting both  $V_{DD}$  and  $V_{Th}$  during runtime
- $V_{Th}$  is much less sensitive

Miyazaki, ISSCC'02

## Adapting $V_{DD}$ and $V_{Th}$




Miyazaki, ISSCC'02

## Optimal $V_{DD}$ , $V_{Th}$

- Adjusting  $V_{DD}$ ,  $V_{Th}$  trades of energy and delay
- We studied energy-limited design
  - And alternate ways for optimizing energy and delay together
  - E.g. energy-delay product (EDP)
  - Or  $E^m D^n$ ,  $n, m > 1$

## Optimal EDP Contours

- Plot of EDP curves in  $V_{DD}$ ,  $V_{Th}$  plane




Gonzalez, JSSC 8/97

## Sizing, Supply, Threshold Optimization


Reference Design:	Topology	Inverter	Adder	Decoder
$D^{ref}(V_{dd}^{max}, V_{th}^{ref})$	$(E_{Lk}/E_{Sw})^{ref}$	0.1%	1%	10%

Large variation in optimal circuit parameters  $V_{dd}^{opt}$ ,  $V_{th}^{opt}$ ,  $w^{opt}$



Technology parameters ( $V_{dd}^{max}$ ,  $V_{th}^{ref}$ ) rarely optimal

## Result: E-D Tradeoff in an Adder



Sensitivity	W	Vdd	Vth
$(D_{ref}/E_{ref})$	$\infty$	1.5	0.2
$(D_{ref}/E_{min})$		1	
$(D_{min}/E_{ref})$	22	16	22

80% of energy saved without delay penalty

40% delay improvement without energy penalty

## Energy-constrained delay

- Active power

$$P_{act} = \alpha f C V_{DD}^2$$

$$f = 1/L_D t_p$$


- Leakage power

$$P_{leak} = I_0 e^{\frac{-V_{Th} - \gamma V_{DD}}{S}} V_{DD}$$

- Eliminate one variable ( $V_{Th}$ ) and find  $P_{min}(V_{DD})$

Nose, ASP-DAC'00

## Minimum energy: $E_{Sw} = 2E_{Lk}$




- Large  $(E_{Lk}/E_{Sw})^{opt}$
- Flat  $E_{op}$  minimum
- Topology dependent


$$(E_{Lk}/E_{Sw})_{opt} = \frac{2}{\ln\left(\frac{L_d}{\alpha_{avg}}\right) - K}$$

Optimal designs have high leakage ( $E_{Lk}/E_{Sw} \approx 0.5$ )

## Subthreshold Optimum



$f = 30\text{kHz}$



Minimum is independent of  $V_T$

## Summary

- Body effect weak in bulk CMOS
  - Strong in FDSOI
- Dynamic threshold scaling
  - Primarily for leakage control, process compensation
- Optimal thresholds
  - Total energy is minimized with 1/3 being leakage

Calhoun, JSSC 9/05



## Next Lecture

- Clock generation and distribution



BBCS2218 L22 OPTIMAL THRESHOLDS

