



inst.eecs.berkeley.edu/~eecs251b

EECS251B : Advanced Digital Circuits and Systems

Lecture 1 – Introduction


**Borivoje Nikolić**
**Vladimir Stojanović**
**Sophia Shao**

Tuesdays and Thursdays 9:30-11am
Cory 540AB

Nikolić, Stojanović, Shao Spring 2022  CC BY NC SA

EE241B L01 INTRODUCTION

1



2

Practical Information

- Instructors:
 - Borivoje Nikolić
Physical location (some day): Cory Courtyard , 3-9297, bora@eecs
Office hours: Th 11am-12pm, or by appointment
 - Vladimir Stojanović
Office hours: TBD
 - Sophia Shao (ysshao@berkeley.edu)
Office hours: Tu 2pm-3pm, or by appointment
- GSI:
 - Erik Anderson erik.f.anderson@berkeley

Class Discussion

<http://piazza.com/berkeley/spring2022/eecs251b>
Sign up for Piazza!

Class Web page

inst.eecs.berkeley.edu/~eecs251b

3

Class Topics

- This course aims to convey a knowledge of **advanced concepts of digital circuit and system design in state-of-the-art technologies**.
 - Emphasis is on the circuit and system design and optimization for both energy efficiency and high performance for use in a broad range of applications, from edge computing to datacenters. Special attention will be devoted to the most important challenges facing digital circuit designers in the coming decade. The course is accompanied with practical laboratory exercises that introduce students to modern tool flows.
- We will use qualitative analysis when practical
- Many case studies will be used to highlight the enabling design techniques

4

EECS251A vs. EE251B

- EECS 251A:
 - Emphasis on digital logic design
 - (Very) basic transistor and circuit models
 - Basic circuit design styles
 - First experiences with design – creating a solution given a set of specifications
 - A complete pass through the design process
- EECS 251B:
 - Understanding of technology possibilities and limitations
 - Transistor models of varying accuracy
 - Design under constraints: power-constrained, flexible, robust,...
 - Learning more advanced techniques
 - Study the challenges facing design in the coming years
 - Creating new solutions to challenging design problems, design exploration

5

Special Focus in Spring 2021

- SoC systems and components
- Current technology issues
- Process variations
- Robust design
- Memory
- Energy efficiency
- Power management

6

Class Topics

- Module 1: Fundamentals – SoC design template, languages (1.5 weeks)
- Module 2: Current technologies (1 wk)
- Module 2: Models – From devices to gates, logic and systems (2 wks)
- Module 3: Design for performance (1.5 wks)
- Module 4: Memory, SRAM, variability, scaling options (2.5 wks)
- Module 5: Energy-efficient design (3 wks)
- Module 6: Clock and power distribution (1 week)
- Project presentations, final exam (1 week)

7

Class Organization

- 5 (+/-) assignments, with embedded labs (20%)
- 4 quizzes (10%)
- 1 term-long design project (40%)
 - Phase 1: Topic selection (Feb 24, after ISSCC)
 - Phase 2: Study (report by March 18, before Spring break)
 - Phase 3: Design (report in RRR week)
 - Presentations, May 2, afternoon
- Final exam (30%) (Thursday, April 28, in-class)

8

Class Material

- Recommended text: J. Rabaey, "Low Power Design Essentials," Springer 2009.
 - Available at link.springer.com
- Other reference books:
 - "VLSI Design Methodology Development" by T. Dillinger, Pearson 2019.
 - "Design of High-Performance Microprocessor Circuits," edited by A. Chandrakasan, W. Bowhill, F. Fox (available on-line at Wiley-IEEE), Wiley 2001.
 - "CMOS VLSI Design," 4th ed, by N. Weste, D. Harris
 - "Digital Integrated Circuits - A Design Perspective", 2nd ed. by J. M. Rabaey, A. Chandrakasan, B. Nikolić, Prentice-Hall, 2003.

9

Class Material

- List of background material available on website
- Selected papers will be made available on website
 - Linked from IEEE Xplore and other resources
 - Need to be on campus to access, or use library proxy, library VPN
(check <http://library.berkeley.edu>)
- Class notes on website

10

Reading Assignments

- Three types of readings:
 - **Assigned** reading, that should be read before the class
 - **Recommended** reading that covers the key points covered in lecture in greater detail
 - Occasionally, **background** material will be listed as well

11

Reading Sources

- IEEE Journal of Solid-State Circuits (JSSC)
- IEEE International Solid-State Circuits Conference (ISSCC)
- Symposium on VLSI Technology and Circuits (VLSI)
- Other conferences and journals

12

Project Topics

- Focus this semester: Memories, power management, clocking
- Project teams: 2+ members, proportional to the size of the project
 - Can also do a bigger project merging with 290C or 252 classes
- More details in Week 2

13

Tools

- 7nm predictive model (ASAP7), with (mostly) complete design kit
 - Or Intel 16 process if enrolled in 290C as well
- Cadence, Synopsys, available on instructional servers
- Berkeley's open-source flows and tools
 - Chipyard, Hammer
- Other open-source models

14

Zoom

- Will post recordings. But focus on interactive lectures.
 - May pre-record some modules in advance
- Course notes available in advance.
- Be engaged in the discussions. You are part of the learning process.

15

Trends and Challenges in Digital Integrated Circuit Design

16

Reading (Lectures 1 & 2)

- Assigned

- Rabaey, LPDE, Ch 1 (Introduction)
- G.E. Moore, No exponential is forever: but "Forever" can be delayed! Proc. ISSCC'03, Feb 2003.
- T.-C. Chen, Where CMOS is going: trendy hype vs. real technology. Proc. ISSCC'06, Feb 2006.

- Recommended

- Chandrakasan, Bowhill, Fox, Chapter 1 – Impact of physical technology on architecture (J.H. Edmondson),
- S. Borkar, "Design challenges of technology scaling," IEEE Micro, vol.19, no.4, p.23-29, July-Aug. 1999.

- Background: Rabaey et al, DIC Chapter 3.

- The contributions to this lecture by a number of people (J. Rabaey, S. Borkar, etc) are greatly appreciated.

17

Class in a Nutshell



- Design decisions needed to make a modern SoC
- CPUs
- SoC Components
- Interconnect
- Clocking
- Memory
- Power management


<https://www.techinsights.com/blog/two-new-apple-socs-two-market-events-apple-a14-and-m1>

EECS251B L01 INTRODUCTION


Nikolić, Stojanović, Shao Spring 2022

18


18




19




20




21




22




23




24




25




26




27




28




29




30




31




32



33



34



35

- ### Major Roadblocks
1. Managing complexity
How to design a 10 billion (100 billion) transistor chip?
And what to use all these transistors for?
 2. Cost of integrated circuits is increasing
It takes >>\$10M to design a chip
Mask costs are many \$M in 16nm technology
Wafer costs are increasing
 3. Power as a limiting factor
End of frequency scaling
Dealing with power, leakages
 4. Robustness issues
Variations, SRAM, memory, soft errors, signal integrity
 5. The interconnect problem

36

Next Lecture

- Chipyard as an SoC template

