

inst.eecs.berkeley.edu/~eecs251b

# EECS251B : Advanced Digital Circuits and Systems

## Lecture 13 – Timing

**Borivoje Nikolić, Vladimir Stojanović, Sophia Shao**



[Universal Chiplet Interconnect Express \(UCle\) Announced: Setting Standards For The Chiplet Ecosystem](#)  
March 2, 2022, AnandTech

To that end, today Intel, AMD, Arm, and all three leading-edge foundries are coming together to announce that they are forming a new and open standard for chiplet interconnects, which is aptly being named **Universal Chiplet Interconnect Express**, or **UCle**.

[www.uciexpress.org](http://www.uciexpress.org)








EECS251B L13 TIMING

Berkeley 

1



## Recap

- Standard cell architectures depend on technology, maximize density-performance-power
- Standard cell library
  - Delay is tabulated, dependent on slope, load


EECS251B L13 TIMING

2

2



3



4

## Clock Nonidealities

- Clock skew
  - Spatial variation in temporally equivalent clock edges; deterministic + random,  $t_{SK}$
- Clock jitter
  - Temporal variations in consecutive edges of the clock signal; modulation + random noise
  - Cycle-to-cycle (short-term) -  $t_{JS}$
  - Long-term -  $t_{JL}$
- Variation of the pulse width
  - for level-sensitive clocking

EECS251B L13 TIMING

5

## Clock Skew and Jitter

Clk1

Clk2


$t_{SK}$

$t_{JS}$


- Both skew and jitter affect the effective cycle time
- Only skew affects the race margin, if jitter is from the source
  - Distribution-induced jitter affects both

EECS251B L13 TIMING


6




7




8




9




10




11



12




13



14



## Latch Sequencing



15

## Latch-Based Timing

- Single-phase, two-latch




As long as transitions are within the assertion period of the latch, no impact of position of clock edges


EECS251B L13 TIMING

16


16




17





18



19



20



A timing diagram showing multiple digital signal waveforms. The signals are represented by blue lines with small circles indicating logic levels. The diagram is framed by a black border.

**Announcements**

- Assignment #1 due tomorrow
  - Quiz 1 next Tuesday, in lecture
- Lab 5 due next week

EECS251B L13 TIMING

23


A timing diagram showing multiple digital signal waveforms. The signals are represented by blue lines with small circles indicating logic levels. The diagram is framed by a black border.

**Design for Performance**


**Latch Design**

EECS251B L13 TIMING

24




25




26




27




28




29





30







31






32














41



42



43



44

## Summary

- Flip-flop-based (edge-triggered) timing dominates today
- Latch-based timing can increase performance, but needs extra care
- There is also asynchronous design
- Logical effort can be used to analyze latch timing

EECS251B L13 TIMING

45

## Next Lecture

- Flip-flops
- Variability

EECS251B L13 TIMING

46