

inst.eecs.berkeley.edu/~eecs251b

# EECS251B : Advanced Digital Circuits and Systems



## Lecture 7 – Features of Modern Technologies


### Borivoje Nikolić, Vladimir Stojanović, Sophia Shao




**Apple, Huawei Use TSMC, But Their 7nm SoCs Are Different.** When talking about the most advanced semiconductor manufacturing processes, it seems that most of the SoCs in 2019 can be collectively classified as 7nm. But not all 7nm is equal.

EE Times, January 22, 2020.

EECS251B L08 TECHNOLOGY



Berkeley 


1

## Recap

- Accelerators don't exist in isolation.
- RoCC for tightly-coupled accelerators
- TileLink for loosely-coupled, MMIO accelerators
- Examples:
  - RoCC accelerators: SHA3
    - <https://github.com/ucb-bar/sha3>
  - RoCC + TL-UL: protobuf accelerator
    - <https://github.com/ucb-bar/protoacc>
  - RoCC + TL-UH: Gemmini accelerator
    - <https://github.com/ucb-bar/gemmini>
  - RoCC + TL-UH: Hwacha vector accelerator
    - <https://github.com/ucb-bar/hwacha>
  - TL-UH: IceNIC network interface controller for FireSim
    - <https://github.com/firesim/icenet>

EECS251B L08 TECHNOLOGY

2




3

A rectangular frame containing a list of key points. The title "Key Points" is at the top in a dark blue serif font. The list includes:


- Technology scaling (Moore's law) is slowing down
  - But logic and memory are continuing to scale, possibly at different pace
  - We anyway can't power up all transistors we can put on a chip
- Dennard scaling has ended >10 years ago
  - We cover it for understanding of current issues
- There are many technology flavors available at the moment
  - We need to know what each one brings to us, so we can choose the right one for your project  
(may have to wait until the end of the class to figure out all options)
- Physical (velocity-saturated) models scale across technologies

The frame is decorated with light blue and white circuit board patterns on the left and right sides.


4




5



6




7



8


## Transistors are Changing

- From bulk to finFET and FDSOI




9


## Physical Gate Scaling




10



11



12



13

### Pitch Scaling

Intel	45nm	32nm	22nm	14nm	10nm
Contacted gate pitch	160nm	112.5nm	90nm	70nm	54nm
Shrink	0.7	0.8	0.78	0.77	

- Clearly not 0.7 anymore...
- But (Intel 14nm, Natarajan, IEDM'14)
  - Fin pitch: 42nm (0.7x shrink)
  - Metal 0: 56nm ( - )
  - Metal 1: 70nm (0.78x)
  - Metal 2: 52nm (0.65x)

➤ Intel's metric:

- CPP x MXP
- $0.78 \times 0.65 = 0.5!$


➤ CPP & FP matter more

EECS251B L08 TECHNOLOGY

14

**Various Technology flavors**

- Intel 14nm



Options	High Speed Logic Transistor		Ultra Low Power Transistor	High Volt. I/O Transistor
	(HP)	(SP)	(ULP)	(TG)
Vdd (Volt)	0.7	0.7	0.7	1.5-3.3
Gate Pitch(nm)	70	70	84	Min. 140
Fin Pitch (nm)	42	42	42	42
NMOS/PMOS Idsat/Ioff (mA/um)	1.3/ 1.2 @ 0.7 V, 100 nA/um	.85 / .72 @ 0.7 V, 1 nA/um	.50 / .32 @ 0.7 V, 15 pA/um	1.15/1.11 @ 1.8 V, 10 pA/um

Layer	Pitch	CPU [5]	SoC
Gate	70 nm	Gate	Gate
M0	56 nm	M0	M0
M1	70 nm	M1	M1
Metal 1x	52 nm	M2	M2/3/4/5
Metal 1.1x	56 nm	M3	N/A
Metal 1.5x	80 nm	M4	1-3 layers
Metal 2x	100 nm	M5	1-2 layers
Metal 3x	160 nm	M6-8	1-2 layers
Metal 5x	252 nm	M9/M10	1-2 layers
Metal Top	1080nm	M11	Top Metal
TM1	14 um	TM1	TM1

▶ Different foundries




Feature	Samsung 14 nm	Intel 14 nm	TSMC 16 nm
Fin pitch (nm)	48	42	48
1/3 fin pitch	16	14	16
Gate length (nm)	~30	~24	~33
Contacted gate pitch (nm)	78	70	90
Minimum metal pitch (nm)	64	52	64
6T SRAM cell area ( $\mu\text{m}^2$ )	0.08	0.059	0.074

Source: Tech Insights EETimes

EECS251B L08 TECHNOLOGY

15

**Not All Technologies are Equal**



Intel				Samsung				TSMC			
Node	CPP	MxP	FP	Node	CPP	MxP	FP	Node	CPP	MxP	FP
65nm	230	230		45nm	180	140		45nm	190	140	
45nm	160	160		32nm	130	100		40nm	170	130	
32nm	112.5	112.5		28nm	115	90		28nm	120	90	
22nm	90	80	60	20LPE	90	80	60	20SoC	90	64	
14nm	70	52	42	14LPE	78	64	48	16FF	90	64	48
10nm	54	36	34	10LPE	68	48	42	16FFC	96	64	48
7nm	37	32		7LPP	54	36	27	10FF	66	44	36

▶ CPP = Contacted poly pitch  
 ▶ MxP = Minimum metal pitch  
 ▶ FP = Fin pitch



Source:  
 A. Wei, TechInsights  
 IEDM'17, IEDM'19, WikiChip, SemiWiki'20

EECS251B L08 TECHNOLOGY

16

## Leading-Edge Nodes

### Foundry 5nm and Intel 10nm Nodes

- Rapid new process introductions by the foundries have driven foundry density ahead of Intel.
- TSMC is now the clear industry leader.
- 5nm processes make increased use of EUV (10-15 layers)
- TSMC has a high mobility pFET, likely a SiGe channel.

	Intel	Samsung	TSMC
Year	2019	2019	2019
Process	FF	FF	FF
Node	10nm	5nm	5nm
CPP (nm)	54	54	50
MMP (nm)	44	36	28
Tracks	6.18	6.00	6.00
DDB/SDB	SDB	SDB	SDB
Density (MTx/mm <sup>2</sup> )	106.10	133.56	185.46
Density increase [1]	2.33	<b>1.33</b>	<b>1.82 [2]</b>
SRAM cell (μm <sup>2</sup> )	0.0312	<b>0.0262</b>	0.0210
Size change [1]	0.53	<b>0.86</b>	0.60

[1] Intel versus 14nm, Samsung and TSMC versus 7nm (last major node for each). [2] Samsung reports 1.33x, TSMC reports 1.8x.

9

IC KNOWLEDGE LLC

17

## Many Nodes Co-Exist

- TSMC revenue per node

<https://semiki.com/semiconductor-manufacturers/292174-tsmc-sets-the-stage-for-a-great-2021/>

Wafer Revenue by Technology	3Q20	2Q20	3Q19
5nm	8%	0%	0%
7nm	35%	36%	27%
10nm	0%	0%	2%
16nm	18%	18%	22%
20nm	1%	1%	1%
28nm	12%	14%	16%
40/45nm	8%	9%	10%
65nm	5%	6%	7%
90nm	2%	3%	2%
0.11/0.13um	2%	3%	2%
0.15/0.18um	7%	8%	9%
0.25um and above	2%	2%	2%

Net Revenue by Platform	3Q20	2Q20	3Q19
Smartphone	46%	47%	49%
High Performance Computing	37%	33%	29%
Internet of Things	9%	8%	9%
Automotive	2%	4%	4%
Digital Consumer Electronics	3%	5%	5%
Others	3%	3%	4%

Net Revenue by Geography	3Q20	2020	3Q19
North America	59%	58%	60%
China	22%	21%	20%
Asia Pacific	10%	10%	9%
EMEA	5%	6%	6%
Japan	4%	5%	5%

EECS251B L08 TECHNOLOGY

18

**ASAP7**

- Predictive technology kit used in this class
  - None of the above processes, but close

Layer	Lithography	Width/drawn (nm)	Pitch (nm)
Fin	SAQP	6.5/7	27
Active (horizontal)	EUV	54/16	108
Gate	SADP	21/20	54
SDT/LISD	EUV	25/24	54 <sup>b</sup>
LIG	EUV	16/16	54
VIA0-VIA3	EUV	18/18	25 <sup>a</sup>
M1-M3	EUV	18/18	36
M4 and M5	SADP	24/24	48
VIA4 and VIA5	LELE	24/24	34 <sup>a</sup>
M6 and M7	SADP	32/32	64
VIA6 and VIA7	LELE	32/32	45 <sup>a</sup>
M8 and M9	SE	40/40	80
VIA8	SE	40/40	57 <sup>a</sup>

<sup>a</sup> Corner to corner spacing as drawn.  
<sup>b</sup> Horizontal only.

EECS251B L08 TECHNOLOGY

19


**32nm Technology Flavors (Intel)**

Transistor Type	Logic (option for HP or SP)		Low Power (LP)		HV I/O (option for 1.8 or 3.3 V)	
	HP	SP	LP	1.8V	3.3V	
EOT(nm)	0.95	0.95	0.95	~ 4	~ 7	
Vdd (V)	.75 / 1	.75 / 1	0.75/1.2	1.5 /1.8	1.5 /3.3	
Pitch(nm)	112.5	112.5	126	min. 338	min. 675	
Lgate (nm)	30	34	46	>140	>320	
NMOS Idsat (mA/um) @ 1 V	1.53	1.12	0.71	0.68	0.7	
PMOS Idsat (mA/um) @ 1V	1.23	0.87	0.55 @ 1 V	0.59	0.34 @3.3 V	
Ioff (nA/um)	100	1	0.03	0.1	<0.01	


EECS251B L08 TECHNOLOGY

C.-H. Jan, IEDM'09, P. VanDerVoorn, VLSI Tech'10


20



21




22




23

- ### Announcements
- No lecture on February 22 (ISSCC)
  - Project proposals due February 24
  - Assignment 1 will be posted this week
  - Lab 3 due this Friday
  - Lab 4 posted this week, due in 2 weeks
- EECS251B L08 TECHNOLOGY


24




25




26




27



28



29



30

## Litho: How to Enhance Resolution?

- Immersion
- Off-axis illumination
- Optical proximity correction
- Phase-shifting masks
- Double/multiple patterning
- EUV

EECS251B L08 TECHNOLOGY


31

31

## Litho (1): Immersion

- Project through a drop of liquid
- $n_{\text{water}} = 1.47$

$$CD_{\min} = k_1 \frac{\lambda}{NA} = 0.25 \frac{193\text{nm}}{1.35} = 35\text{nm}$$



EECS251B L08 TECHNOLOGY

32

32

## Litho (2): Illumination


- Amplifies certain pitches/rotations at expense of others

» Regular Illumination



» Many off-axis designs (OAI)

- » Annular
- » Quadrupole / Quasar
- » Dipole




A.Kahng, ICCAD'03

EECS251B L08 TECHNOLOGY

33


33

## Litho (3): Resolution Enhancement



**NO OPC**

Endcap enlarged from 180 to 120nm



**OPC**

C120  
SRAM  $2.5\mu\text{m}^2$

C090  
SRAM  $1.15\mu\text{m}^2$


C065  
SRAM  $0.525\mu\text{m}^2$

J.Hartmann, ISSCC'07

EECS251B L08 TECHNOLOGY

34

34



35

Litho (3): OPC



- Optical Proximity Correction (OPC) modifies layout to compensate for process distortions
  - Add non-electrical structures to layout to control diffraction of light
  - Rule-based (past) or model-based


EECS251B L08 TECHNOLOGY

A Kahng, ICCAD'03


36

36







39





40




41




42





45



46

## Litho: Current Options (Beyond 10nm)

- Multiple patterning
  - NA ~ 1.2-1.35
- EUV lithography
  - $\lambda = 13.5\text{nm}$

Normalized wafer cost adder*	
SE	1
LELE	2.5
LELELE	3.5
SADP	2
<b>SAQP</b>	<b>3</b>
EUV SE	4
EUV SADP	6

\*TEL™ Internal calculation

A. Raley, SPIE'16

EECS251B L08 TECHNOLOGY

Cost adder reduced with increased power/throughput of EUV

47

47


## Summary

- Transistors are changing
  - Dennard's scaling ended around 2005
  - Moore's Law is ending
- FinFET and FDSOI processes deployed now
  - Expected to be replaced by nanosheets
- Lithography and manufacturing restrict design rules
  - Need to be aware of implications on design
- More changes coming: forksheets, buried power rails, chiplets – 2.5D and 3D

EECS251B L08 TECHNOLOGY

48

48



49