

inst.eecs.berkeley.edu/~eecs251b

# EECS251B : Advanced Digital Circuits and Systems





## Lecture 18 – SRAM Peripherals

### Borivoje Nikolić, Vladimir Stojanović, Sophia Shao

March 22, 2022, EETimes: Nvidia Launches Next-Gen GPU Architecture: Hopper

Nvidia unveiled its next-generation GPU architecture — named Hopper, alongside the new flagship GPU using the Hopper architecture, the H100. Perhaps surprisingly, Nvidia has not opted to go down the trendy chiplets route favored by Intel and AMD for their mammoth GPUs. While the H100 is the first GPU to use HBM3, its compute die is monolithic, 80 billion transistors in 814mm<sup>2</sup> built on TSMC's 4N process. Memory and compute are packaged via TSMC's CoWoS 2.5D packaging.

The new Nvidia Hopper H100 GPU — Nvidia's new flagship GPU for data center AI and scientific workloads (Source: Nvidia)

**EECS251B L18 SRAM PERIPHERALS**

**Berkeley** 

1

## Recap

- SRAM takes a half of a die in modern chips
  - SRAM scaling is slowing down
- Static read and write margins
  - Enhanced by using assist techniques


**EECS251B L18 SRAM PERIPHERALS**

2


2




3



4



5



6

## Announcements

- Assignment 2 due on Monday
- Quiz 2 next Tuesday

EECS251B L18 SRAM PERIPHERALS


7

## SRAM Peripheral Circuits




EECS251B L18 SRAM PERIPHERALS

8



9



10

## Sense-Amp Trigger

- Sense-amp trigger needs to be timed carefully
  - Too early: Incorrect evaluation
  - Too late: Unnecessary timing margin

bitlines

decoder

sense amps

$\phi_1$

$\phi_2$

delay chain

$\phi_1$

EECS251B L18 SRAM PERIPHERALS

11

11

## Aside: Delay Lines, Replicas and Time Amplification

- We will encounter it several times in this course
  - Used in a wide range of mixed-signal circuits
- A simple delay line

Time-to-digital converter (TDC)

A

B

$T_{inv}$

Start

Stop

Start-Stop difference read out as a thermometer-coded binary value

Resolution set by inverter delay

Sub-inverter delays are hard to generate  
Small  $\alpha$  requires large area

Start

Stop

$T_{inv}$

$T_{inv}$

$T_{inv}$

$T_{inv}$

Lee, Abidi, JSSC 4/08



EECS251B L18 SRAM PERIPHERALS

12

12

## Sense-Amp Triggering

- Replica bitline



Replica delay tracks better across corners  
But still mistracks across a wide range of supplies


Amrutur, Horowitz, JSSC 8/98

EECS251B L18 SRAM PERIPHERALS



13

## Time Amplification

- Time amplified through metastability (by using setup time characteristics)




Lee, Abidi, JSSC 4/08




$T_{out} > T_{in}$ ,  
Adjustable by  $T_{off}$ , C


14



15



16




17

A rectangular frame containing a list of features under the heading "Redundancy and ECC". The list includes:


- Redundancy
  - Spare columns (or rows)
  - Selected at test via eFuse
  - Possible to dynamically program redundancy
- ECC
  - Error detection/correction codes
  - Parity
  - SECDED
  - DECTED

The frame is decorated with light blue and white circuit board patterns on the left and right sides. In the bottom left corner, the text "EECS251B L18 SRAM PERIPHERALS" is visible.


18



19



20




**Soft Errors**

- From packaging and cosmic rays
- Packaging:
  - Lead ore contains Po-210 -> (5 days) -> Bi-210 -> (22.3 years) -> Pb-210
  - Or Po-210 -> (138.4 days) -> Pb-210
  - Need 'old lead'
- Cosmic rays
  - Large particles collide with Earth's atmosphere to produce alpha (and other) particles

EECS251B L18 SRAM PERIPHERALS

21






**Error Correction**

- Parity (SED)
  - $p = d_7 \oplus d_6 \oplus d_5 \oplus d_4 \oplus d_3 \oplus d_2 \oplus d_1 \oplus d_0$
- SECDED
- DECTED


EECS251B L18 SRAM PERIPHERALS

22






25





26



27



28



## Crosspoint Memories

Amorphous semiconductors: jury still out 56  
Designing low-noise bipolar amplifiers 82  
The big gamble in home video recorders 89

A McGraw-Hill Publication  
September 28, 1970

**Electronics**

EECS251B L18 SRAM PERIPHERALS

- Neale, Nelson, Moore, Electronics'70
  - 16 x 16 array (256b) of 'read-mostly memory'

31

## Crosspoint Memory



- Four modes
  - Form
  - Set
  - Reset
  - Read


**Endurance**

Time (Millions of Millions)	A (%)	B (%)	C (%)	D (%)	E (%)
0	100	100	100	100	100
2	95	90	85	50	1
4	90	85	80	10	-
6	85	80	75	-	-
8	80	75	70	-	-
10	75	70	65	-	-
12	70	65	60	-	-
14	65	60	55	-	-

EECS251B L18 SRAM PERIPHERALS

32






The diagram illustrates the complex interconnect network of SRAM periphery components. It features a dense web of blue and grey lines forming a grid-like structure, with numerous small white circles representing connection points or nodes. The overall shape of the diagram is rectangular, with some irregularities at the corners and edges.

## Summary

- SRAM periphery
  - Decoders
  - Assist circuits
  - Sense amp timing replicas
- 6-T SRAM alternatives
  - 8-T SRAM
  - eDRAM
  - Crosspoint arrays (e.g. RRAM)

EECS251B L18 SRAM PERIPHERALS

35



The diagram illustrates the complex interconnect network of SRAM periphery components, similar to the one above. It features a dense web of blue and grey lines forming a grid-like structure, with numerous small white circles representing connection points or nodes. The overall shape of the diagram is rectangular, with some irregularities at the corners and edges.

## Next Lecture

- Low-power design
  - Power-performance tradeoffs

EECS251B L18 SRAM PERIPHERALS

36