




inst.eecs.berkeley.edu/~eecs251b

EECS251B : Advanced Digital Circuits and Systems

Lecture 13 – Timing


Borivoje Nikolić, Vladimir Stojanović, Sophia Shao

Universal Chiplet Interconnect Express (UCIe) Announced: Setting Standards For The Chiplet Ecosystem
March 2, 2022, AnandTech

To that end, today Intel, AMD, Arm, and all three leading-edge foundries are coming together to announce that they are forming a new and open standard for chiplet interconnects, which is aptly being named **Universal Chiplet Interconnect Express**, or **UCIe**.

www.uciexpress.org



EECS251B L13 TIMING

Berkeley UNIVERSITY OF CALIFORNIA

CC BY NC SA

1

Recap

- Standard cell architectures depend on technology, maximize density-performance-power
- Standard cell library
 - Delay is tabulated, dependent on slope, load

EECS251B L13 TIMING

2

2



Design for Performance


Flip-Flop-Based Timing

EECS251B L13 TIMING

3

3

Example Clock System



Courtesy of IEEE Press, New York. © 2000

EECS251B L13 TIMING

4

4

Clock Nonidealities


- Clock skew
 - Spatial variation in temporally equivalent clock edges; deterministic + random, t_{SK}
- Clock jitter
 - Temporal variations in consecutive edges of the clock signal; modulation + random noise
 - Cycle-to-cycle (short-term) - t_{JS}
 - Long-term - t_{JL}
- Variation of the pulse width
 - for level-sensitive clocking

EECS251B L13 TIMING

5

5

Clock Skew and Jitter




- Both skew and jitter affect the effective cycle time
- Only skew affects the race margin, if jitter is from the source
 - Distribution-induced jitter affects both

EECS251B L13 TIMING

6

6

Clock Uncertainties




Sources of clock uncertainty

EECS251B L13 TIMING

7

7

Flip-Flop Parameters




Delays can be different for rising and falling data transitions

EECS251B L13 TIMING


8

8

Latch Parameters



Unger and Tan
Trans. on Comp.
10/86




Delays can be different for rising and falling data transitions

EECS251B L13 TIMING

9


9

Clock Constraints in Edge-Triggered Systems



$$t_{CL} \leq (t_{CY} - t_{SK} - t_{JS}) - (t_{SU} + t_{CQ})$$

$$t_{CL} \geq t_{SK} + (t_H - t_{CQ})$$




EECS251B L13 TIMING

Courtesy of IEEE Press, New York. © 2000

10

10

Pictorial View of Setup and Hold Tests



EECS251B L13 TIMING

ICCAD '07 Tutorial

Chandu Visweswariah

11

11



Latch Timing

EECS251B L13 TIMING

12

12

Key Point


- Latch-based sequencing can improve performance, but is more complicated
 - Timing analysis not limited to a consecutive pair of latches

EECS251B L13 TIMING

13

13

Latch Timing



When data arrives
to transparent latch

Latch is a 'soft' barrier

When data arrives
to non-transparent latch


Data has to be 're-launched'

EECS251B L13 TIMING

14

14

Latch Sequencing




EECS251B L13 TIMING

15

15

Latch-Based Timing

- Single-phase, two-latch




As long as transitions are within the assertion period of the latch, no impact of position of clock edges

EECS251B L13 TIMING

16

16

Latch Design and Hold Times



EECS251B L13 TIMING

17

17

Soft-Edge Properties of Latches


- **Slack passing** – logical partition uses left over time (slack) from the *previous* partition
- **Time borrowing** – logical partition utilizes a portion of time allotted to the *next* partition
- Makes most impact in unbalanced pipelines

Bernstein et al, Chapter 8, Chandrakasan, Chap 11 (by Partovi)


EECS251B L13 TIMING

18


18




19



20



21



22

Announcements

- Assignment #1 due tomorrow
 - Quiz 1 next Tuesday, in lecture
- Lab 5 due next week

EECS251B L13 TIMING

23

23



EECS251B L13 TIMING

24




24

Design for Performance

Latch Design

Review: MUX

- 2-input MUX





EECS251B L13 TIMING

25

25

Review: Transmission Gates



EECS251B L13 TIMING

26

26


Generating Complementary Clocks

EECS251B L13 TIMING

27

27

Latch vs. Flip-Flop



EECS251B L13 TIMING


Courtesy of IEEE Press, New York. © 2000

28

28


Latches

Transmission-Gate Latch



Usually without contention

C²MOS Latch




EECS251B L13 TIMING

29


29

Latches



(a) The transparent high latch (THL)

(b) The transparent low latch (TLL)



(c) Timing waveforms for the THL

Courtesy of IEEE Press, New York. © 2000

EECS251B L13 TIMING

30

30



Design for Performance

Delay, Setup, Hold


EECS251B L13 TIMING

31

31

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS251B L13 TIMING

32

32

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS251B L13 TIMING

33

33

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS251B L13 TIMING

34

34

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS251B L13 TIMING

35

35

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS251B L13 TIMING

36

36

Setup-Hold Time Illustrations

Hold-1 case




EECS251B L13 TIMING

37

37

Setup-Hold Time Illustrations

Hold-1 case




EECS251B L13 TIMING

38

38

Setup-Hold Time Illustrations

Hold-1 case




EECS251B L13 TIMING

39

39

Setup-Hold Time Illustrations

Hold-1 case




EECS251B L13 TIMING

40

40

Setup-Hold Time Illustrations




EECS251B L13 TIMING

41

41


More Precise Setup Time




EECS251B L13 TIMING

42

42



43



44

Summary

- Flip-flop-based (edge-triggered) timing dominates today
- Latch-based timing can increase performance, but needs extra care
- There is also asynchronous design
- Logical effort can be used to analyze latch timing

EECS251B L13 TIMING

45

45

Next Lecture

- Flip-flops
- Variability

EECS251B L13 TIMING

46

46