


inst.eecs.berkeley.edu/~eecs251b

# EECS251B : Advanced Digital Circuits and Systems

## Lecture 23 – Optimal Thresholds

**Borivoje Nikolić, Vladimir Stojanović, Sophia Shao**

**Broadcom launches Wi-Fi 7 chips**  
 April 13, 2022 [Nitin Dahad](#)  
 Broadcom's new family of Wi-Fi 7 chips will help implement the speed, latency and determinism, and features like multi-link operation offered by the new Wi-Fi standard.



Broadcom's new Wi-Fi 7 product family. (Image: Broadcom)

EECS251B L22 OPTIMAL THRESHOLDS

Berkeley UNIVERSITY OF CALIFORNIA

1

## Recap

- Limiting transistor leakage
  - Multi-threshold designs
  - Transistor stacking
  - Sleep modes
  - Power gating

EECS251B L22 OPTIMAL THRESHOLDS

2



## Dynamic Threshold Scaling

EECS251B L22 OPTIMAL THRESHOLDS

3

3

## Dynamic Body Bias



- Similar concept to dynamic voltage scaling
- Control loop adjusts the substrate bias to meet the timing/leakage goal
  - Can be used just as runtime/sleep
- Limited range of threshold adjustments in bulk ( $<100\text{mV}$ )
  - Limited leakage reduction ( $<10\times$ )
- Works well in FDSOI ( $80\text{-}85\text{mV/V}$ , with  $\sim 1.8\text{V}$  range)
- No delay penalty
  - Can increase speed by forward bias
- Energy cost of charging/discharging the substrate capacitance
  - but doesn't need a regulator

EECS251B L22 OPTIMAL THRESHOLDS

4

4

## FDSOI and Bulk



### • Bulk CMOS

- Leakage paths through bulk
- RDF dominates local variability
- Diodes and B2B tunneling limit back-bias range

### ➤ UTBB FD-SOI



- Thin body for short-channel control
- No doping – less RDF
- Extended back-bias range

EECS251B L22 OPTIMAL THRESHOLDS

5

5

## FDSOI Wells and Back Bias



### ➤ Typical (RVT)

- $GND_{S,nom} = 0V, V_{DDS,nom} = V_{DD}$
- Reverse body bias,  $V_{BSN} < 0V$
- $(-3V) < GND_S < V_{DD}/2 + 0.3V$ 
  - Limit due to diodes, BOX
- Can reverse bias 2-3V each

### • Flip-well (LVT)

- $V_{DDS,nom} = GND_{S,nom} = 0V$
- Forward body bias  $V_{BSN} > 0V$
- $0.3V < GND_S < (3V)$ 
  - Limit due to diodes, BOX
- Can forward bias 2-3V each



EECS251B L22 OPTIMAL THRESHOLDS

P. Flatresse, ISSCC'13




6

6

## Back-Bias in FDSOI



Back-gate contact




- $\gamma = 85\text{mV/V}$  body coefficient, and extended voltage range
- Lower coefficient and voltage range in bulk, finFET

D. Jacquet, JSSC 4/14

EECS251B L22 OPTIMAL THRESHOLDS

7

## Multi $V_{Th}$




- No channel implant in 28FDSOI
  - No multi  $V_{Th}$
- Can't abut wells
  - RVT and LVT require different well biases

D. Jacquet, JSSC 4/14

EECS251B L22 OPTIMAL THRESHOLDS

8

## Back Bias in FDSOI



- Triple well (deep N-Well, DNW) allows for separate back bias
- Layout penalty; capacitance to drive

EECS251B L22 OPTIMAL THRESHOLDS

9

9

## Digital Logic: UPF

- Supply, back-bias defined in Unified Power Format (UPF)
  - Or Common Power Format (CPF)
- Handled by synthesis, place and route tools

```
UPF description of PT_TOP with GND, VDD, GND5 and VDD5 supplies.
create_power_domain PD_TOP

create_supply_port GND
create_supply_port VDD
create_supply_net GND-domain PD_TOP
connect_supply_net GND -ports {GND}
create_supply_net VDD-domain PD_TOP
connect_supply_net VDD -ports {VDD}

set_domain_supply_net PD_TOP-primary_power_net VDD-primary_ground_net GND

# Body-bias specification
create_supply_port VDD5
create_supply_port GND5
create_supply_net VDD5-domain PD_TOP
connect_supply_net VDD5 -ports {VDD5 vddgndvdd5*/VDD5CORE}
create_supply_net GND5-domain PD_TOP
connect_supply_net GND5 -ports {GND5 gnds*/VDD5CORE1V8}

create_supply_set back_bias_set \
-function {nwell VDD5} \
-function {pwell GND5} \
-reference_gnd {GND} \

create_power_domain PD_TOP-update -supply bias
associate_supply_set back_bias_set -handle PD_TOP.bias
```

M.Bлагоjevic, Ph.D. Dissertation, ISEP 2017


EECS251B L22 OPTIMAL THRESHOLDS

10

10

## Digital Logic - Implementation

- Well taps added explicitly
- Difference from bulk



### Back bias straps

- Low DC current
- Except for very fast transitions


EECS251B L22 OPTIMAL THRESHOLDS

11

11

## Dynamic Body Bias (Bulk)

ISSCC'96 pp.166-167



VTCMOS :

Dynamic V<sub>th</sub> control for low power through backgate bias

example:


(SATS) or (SPR) or (SATS + SPR)

EECS251B L22 OPTIMAL THRESHOLDS

12

12

## Dynamic Body Bias (Bulk)



### Active mode

Forward body bias (FBB)  
Local  $V_{\text{CC}}$  tracking

### Idle mode

Reverse body bias (RBB)  
Triple well needed


Tschanz, ISSCC'03

EECS251B L22 OPTIMAL THRESHOLDS

13

13

## Body Bias Layout



Number of ALU core LBGs	30
Number of sleep transistor LBGs	10
PMOS device width	13mm
Area overhead	8%


EECS251B L22 OPTIMAL THRESHOLDS

14

14

## Total Active Power Savings

(Fixed activity:  $\alpha = 0.05$ )



Reference: 450mV FBB to core with clock gating, 1.28V, 4.05GHz, 75°C


EECS251B L22 OPTIMAL THRESHOLDS

15

15

## Generating Back-Bias

- Tradeoff – speed of charging and discharging well caps
- Often measure  $V_{BB}$  indirectly (leakage)
- Challenge: Generating  $-V_{SS}$
- 28nm FDSOI implementation



D. Jacquet, VLSI 2013

EECS251B L22 OPTIMAL THRESHOLDS


16

16



## Generating Back Bias

- Fast and wide voltage range back-bias in FDSOI




Switched capacitors generate negative bias and pump substrate

EECS251B L22 OPTIMAL THRESHOLDS

17

17

## Supply/Process Compensation



- Able to track  $\sim 200\text{mV}$  supply droops and maintain constant frequency (measured by a replica) by back-bias adjustments

EECS251B L22 OPTIMAL THRESHOLDS

18

18






## 5.0 Optimal $V_{DD}$ , $V_{Th}$

EECS251B L22 OPTIMAL THRESHOLDS


21

21

## Dynamic Voltage Scaled Microprocessor



External  $V_{DD}$  3.3V±10%  
Internal  $V_{DDL}$  0.8V~2.9V ±5%




Courtesy: Prof. Kuroda

EECS251B L22 OPTIMAL THRESHOLDS

22

22

## Adapting $V_{DD}$ and $V_{TH}$



- Adapting both  $V_{DD}$  and  $V_{TH}$  during runtime
- $V_{Th}$  is much less sensitive


Miyazaki, ISSCC'02

EECS251B L22 OPTIMAL THRESHOLDS

23

23

## Adapting $V_{DD}$ and $V_{TH}$



Miyazaki, ISSCC'02

EECS251B L22 OPTIMAL THRESHOLDS

24

24

## Optimal $V_{DD}$ , $V_{Th}$

- Adjusting  $V_{DD}$ ,  $V_{Th}$  trades of energy and delay
- We studied energy-limited design
  - And alternate ways for optimizing energy and delay together
  - E.g. energy-delay product (EDP)
  - Or  $E^n D^m$ ,  $n, m > 1$


EECS251B L22 OPTIMAL THRESHOLDS

25

25

## Optimal EDP Contours

- Plot of EDP curves in  $V_{DD}$ ,  $V_{Th}$  plane



Gonzalez, JSSC 8/97

EECS251B L22 OPTIMAL THRESHOLDS

26

26


## Sizing, Supply, Threshold Optimization

Reference Design:

$D^{\text{ref}}(V_{\text{dd}}^{\text{max}}, V_{\text{th}}^{\text{ref}})$

Topology	Inverter	Adder	Decoder
$(E_{\text{Lk}}/E_{\text{Sw}})^{\text{ref}}$	0.1%	1%	10%

Large variation in optimal circuit parameters  $V_{\text{dd}}^{\text{opt}}, V_{\text{th}}^{\text{opt}}, w^{\text{opt}}$




Technology parameters ( $V_{\text{dd}}^{\text{max}}, V_{\text{th}}^{\text{ref}}$ ) rarely optimal

EECS251B L22 OPTIMAL THRESHOLDS

27

27

## Result: E-D Tradeoff in an Adder



Sensitivity	W	Vdd	Vth
$(D_{\text{ref}}, E_{\text{ref}})$	$\infty$	1.5	0.2
$(D_{\text{ref}}, E_{\text{min}})$	1		
$(D_{\text{min}}, E_{\text{ref}})$	22	16	22

80% of energy saved  
without delay penalty

40% delay improvement  
without energy penalty

EECS251B L22 OPTIMAL THRESHOLDS

28

28

## Energy-constrained delay

- Active power

$$P_{act} = \alpha f C V_{DD}^2$$

$$f = 1/L_D t_p$$

- Leakage power

$$P_{leak} = I_0 e^{\frac{-V_{Th} - \gamma V_{DD}}{S}} V_{DD}$$

- Eliminate one variable ( $V_{Th}$ ) and find  $P_{min}(V_{DD})$


Nose, ASP-DAC'00

EECS251B L22 OPTIMAL THRESHOLDS

29

29

## Minimum energy: $E_{Sw} = 2E_{Lk}$



- Large  $(E_{Lk}/E_{Sw})^{opt}$
- Flat  $E_{Op}$  minimum
- Topology dependent

$$(E_{Lk}/E_{Sw})_{opt} = \frac{2}{\ln\left(\frac{L_d}{\alpha_{avg}}\right) - K}$$


**Optimal designs have high leakage ( $E_{Lk}/E_{Sw} \approx 0.5$ )**

EECS251B L22 OPTIMAL THRESHOLDS


30

30

## Subthreshold Optimum



$f = 30\text{kHz}$



Minimum is independent of  $V_T$

Calhoun, JSSC 9/05

EECS251B L22 OPTIMAL THRESHOLDS

31

31

## Summary

- Body effect weak in bulk CMOS
  - Strong in FDSOI
- Dynamic threshold scaling
  - Primarily for leakage control, process compensation
- Optimal thresholds
  - Total energy is minimized with 1/3 being leakage

EECS251B L22 OPTIMAL THRESHOLDS

32

32



## Next Lecture

- Clock generation and distribution

EECS251B L22 OPTIMAL THRESHOLDS

33