



inst.eecs.berkeley.edu/~eecs251b


EECS251B : Advanced Digital Circuits and Systems

Lecture 9 – Modern Technologies

Borivoje Nikolić, Vladimir Stojanović, Sophia Shao

2022 ISSCC: Feb. 19-26
(virtual)
Main program, forums, tutorials, events



EECS251B L09 TECHNOLOGY 2

Berkeley UNIVERSITY OF CALIFORNIA

1

Recap

- Technology affects circuit design
 - Optimized for standard cell, SRAM density
 - Recent scaling not uniform per layer
- Lithography restricts layer orientation, length quantization
 - Favors layout regularity
 - Has implications on variability
- FinFETs add more restrictions (width quantization)

EECS251B L09 TECHNOLOGY 2

2




Lithography Implications

EECS251B L09 TECHNOLOGY 2


3

3

Litho (4): Restricted Design Rules (~45nm Node)



Standard cell



**Regular layout
STI isolation**

Also: note poly density rules

J.Hartmann, ISSCC'07


EECS251B L09 TECHNOLOGY 2

4

4

Litho (5): Phase-Shift Masks

- Phase Shifting Masks (PSM)
 - Creates interference fringes on the wafer → Interference effects boost contrast → Phase Masks can make extremely small lines



A. Kahng, ICCAD'03

EECS251B L09 TECHNOLOGY 2

5

5


Litho (6): Double Patterning

- Double exposure double etch
 - Double exposure double etch
 - Pitch split, litho-etch-litho-etch (LELE)
- Self-aligned methods
 - Self-aligned double patterning
 - Self-aligned quadruple patterning


EECS251B L09 TECHNOLOGY 2

6


6




7



8



9



10

Litho: Design Implications

- Forbidden directions
 - Depends on illumination type
 - Poly lines in other directions can exist but need to be thicker
- Forbidden pitches
 - Nulls in the interference pattern
 - Multiple patterning
- Forbidden shapes in PSM, multiple-patterning
- Assist features
 - If a transistor doesn't have a neighbor, let's add a dummy

EECS251B L09 TECHNOLOGY 2

11

11

Litho: Current Options (Beyond 10nm)

- Multiple patterning
 - $NA \sim 1.2-1.35$
- EUV lithography
 - $\lambda = 13.5nm$

Normalized wafer cost adder*	
SE	1
LELE	2.5
LELELE	3.5
SADP	2
SAQP	3
EUV SE	4
EUV SADP	6

*TEL™ Internal calculation

A. Raley, SPIE'16

} Cost adder reduced with
increased power/throughput of EUV

EECS251B L09 TECHNOLOGY 2

12

12



Modern Bulk/finFET/FDSOI processes

EECS251B L09 TECHNOLOGY 2

13

13

Some of the Process Features (Designer's Perspective)

1. Shallow-trench isolation
2. High-k/Metal-gate technology
3. Strained silicon
4. Thin-body devices (28nm, and beyond)
5. Copper interconnects with low-k dielectrics


EECS251B L09 TECHNOLOGY 2

14

14

1. Shallow Trench Isolation

- Less space needed for isolation
- Some impact on stress




EECS251B L09 TECHNOLOGY 2


15

15


2. Hi-k/Metal gate



Gate leakage can be improved by 4 decades by using High-K/Metal Gate Stack




TEM X-section of HighK/Metal Gate Stack on FDSOI



K. Mistry, IEDM'07

Replacement gate technology (Intel)



Form Transistors Remove Poly Si Deposit Metal Gate


S. Natarajan, IEDM'08

EECS251B L09 TECHNOLOGY 2

16

16

3. Strained Silicon



Compressive channel strain
30% drive current increase
in 90nm CMOS

Tensile channel strain
10% drive current increase
in 90nm CMOS

Intel

EECS251B L09 TECHNOLOGY 2

17

17

Intel's Strained Si Numbers

Performance gains:


	90 nm		65 nm	
	NMOS	PMOS	NMOS	PMOS
μ	20%	55%	35%	90%
IDSAT	10%	30%	18%	50%
IDLIN	10%	55%	18%	80%

S. Thompson, VLSI'06 Tutorial


EECS251B L09 TECHNOLOGY 2

18

18




19



20


5. Thin-Body Devices

- 28nm FDSOI



N. Planes, VLSI'2012

- 22/14nm finFET



C. Auth, VLSI'2012

EECS251B L09 TECHNOLOGY 2


21

21

5. FinFETs

- FinFET scaling

22/20nm 16/14nm 10nm




Intel,
IEDM'12

Intel,
VLSI'14



Intel,
IEDM'17

- N-P spacing



EECS251B L09 TECHNOLOGY 2

- Track scaling






Garcia Bardon, IEDM'16

22

22

FinFETs and gate P/N sizing

- The use of strain closes the gap between N and P on currents to $\sim 1:1$
- No strain
- Strained planar Si
- FinFET





EECS251B L09 TECHNOLOGY 2

23

23

5. FDSOI




EECS251B L09 TECHNOLOGY 2

24

24

5. Interconnect



J. Hartmann, ISSCC'07


EECS251B L09 TECHNOLOGY 2

25

25

Interconnect: CMP

Cu interconnect: Dual damascene process




- Metal density rules (20%-80%)
- Slotting rules
- Also: Antenna rules

EECS251B L09 TECHNOLOGY 2

26

26


DRAM Scaling



• DRAM density scaling:

- Transistor
- Cap
- Integration

• DRAM capacity/bandwidth



K.Kim, IEDM,'21



EECS251B L09 TECHNOLOGY 2

27

27

Flash Scaling

• Density and architecture scaling



K.Kim, IEDM,'21

EECS251B L09 TECHNOLOGY 2

28

28



Chipllets


EECS251B L09 TECHNOLOGY 2

29

29

Die Size Trend

- To increase functionality and performance, die sizes have been increasing
 - Yield, cost tradeoffs



L. Su, HotChips'19 Keynote


EECS251B L09 TECHNOLOGY 2

30

30

Migration to Chiplets

- Split the product into multiple dies
 - Same or mixed technologies
- Increase functionality, performance @ lower cost
- Mix technologies



Plot from K.Kim, IEDM'21


EECS251B L09 TECHNOLOGY 2

31

31

2.D Chiplet Interfaces

- High-density interfaces have been evolving over the past decade



K.C.Yee, D.Yu, IEDM'20 Short Course


EECS251B L09 TECHNOLOGY 2

32

32

Interconnect Density Scaling

- Bump density and BW/edge or BW/area



Adapted from R. Koduri keynote, Hot Chips 2020

EECS251B L09 TECHNOLOGY 2

33

33

Scaling is scale-out ... Getting to 1M cores/system

On-chip integration: 25x
Tech-scaling: 50x
Packaging: 2x
Scale-out: 400x

SINGLE DIE
~25
TOTAL # OF CORES
25





PACKAGE
x2
TOTAL # OF CORES
50

DENSITY SCALING
x50
TOTAL # OF CORES
2500

PACKAGE PER BOARD
x4
TOTAL # OF CORES
10,000

BOARDS
x100
TOTAL # OF CORES
1,000,000

Today's core



Adapted from R. Koduri keynote, Hot Chips 2020


EECS251B L09 TECHNOLOGY 2

34

34

Some Open Issues

- High-value (e.g. hyperscale) products are driving the chiplet technology
 - What about sub-150mm² dies?



Cost of disintegration:

- AIB 1.0: 12mm² in 16nm @ \$0.1/mm² = \$1.2 on each side (50k mm² on a \$5k 12-in wafer;
- 5nm wafers are \$15k – chiplet interface is 2 x \$4)
- Substrate cost: >\$10 (could be >\$100)
- Test escape losses

Sum: \$25+ (but can be >\$100)

Chiplets are not for free

Can they offset the NRI costs?
Make medium volume ASICs affordable?

35

Summary

- FinFET and FDSOI processes deployed now
 - Expected to be replaced by nanosheets
- Lithography and manufacturing restrict design rules
 - Need to be aware of implications on design
 - EuV entering production
- More changes coming: forksheets, buried power rails, chiplets – 2.5D and 3D
 - Plurality of interconnect standards

36

Next Lecture

- Transistor models, gate sizing