

inst.eecs.berkeley.edu/~eecs251b

EECS251B : Advanced Digital Circuits and Systems

Lecture 25 – Supplies and Clocks

Borivoje Nikolić, Vladimir Stojanović, Sophia Shao

Time for course surveys!

Course Evaluations: Best Practices for Faculty

- Reserve time in-class.**
Give students time during class to complete the online course survey. Anecdotally, this is more effective when the time set aside is at the **start** of class.
- Inform students about the purpose of evaluations.**
Give students examples of useful feedback you have received in the past and **how** the course has changed or benefited.
- Offer students incentives (e.g. extra credit).**
To encourage broad, representative responses, instructors may choose to offer incentives to complete evaluations. An effective strategy has been to offer all students extra credit if a **minimum percentage** of students (e.g. 85%) respond.

EECS251B L25 SUPPLY GENERATION

Berkeley UNIVERSITY OF CALIFORNIA

1

Recap

- Basics of phase-locked loops
- Digital PLLs

EECS251B L25 SUPPLY GENERATION

2



Delay-Locked Loops


EECS251B L25 SUPPLY GENERATION

3


3

Clock Generation

Delay-Locked Loop (Delay Line Based)



Phase-Locked Loop (VCO/DCO-Based)




EECS251B L25 SUPPLY GENERATION

4

4

Delay-Locked Loop

- First order loop: inherently stable
- No filtering of input jitter
- Constant frequency (no synthesis)
- No phase error accumulation





EECS251B L25 SUPPLY GENERATION

5

5

DLL Locking




EECS251B L25 SUPPLY GENERATION

Courtesy of IEEE Press, New York. © 2000

6

6

Delay-Locked Loop



› Open loop transfer function

$$\frac{D_O(s)}{D_I(s) - D_O(s)} = K_{PD} \frac{1}{sC} I_{CP} K_{DL} F_{REF} = \frac{1}{s} K_{PD} K_F K_{DL}$$

› Closed loop transfer function


$$H(s) = \frac{D_O(s)}{D_I(s)} = \frac{K_{PD} K_F K_{DL}}{s + K_{PD} K_F K_{DL}}$$

EECS251B L25 SUPPLY GENERATION

7

7

Delay-Locked Loop



- $\omega_N >$ an order of magnitude below F_{REF}
- Use of DLLs requires low-jitter input
- VCDL must span adequate delay range + reset to min delay
- Noise sources:
 - Delay line (Supply sensitivity)
 - Clock buffers that follow
 - Device noise (small)

EECS251B L25 SUPPLY GENERATION

8

8

Announcements

- Final is in-class 4/28
 - 80min, 9:40am-11am
- Project presentations 5/5
 - 9am – 12:30pm
 - BWRC
 - 12min + 3min Q&A

EECS251B L25 SUPPLY GENERATION

9

9




Clock Distribution

EECS251B L25 SUPPLY GENERATION

10

10

Clock Distribution




EECS251B L25 SUPPLY GENERATION

11

11

Example (Older) Clock System

- IBM Power 4




Restle, ISSCC'02

EECS251B L25 SUPPLY GENERATION

12

12

Clock Grid




EECS251B L25 SUPPLY GENERATION

13

13

One PLL with multiple DLLs



- Single PLL, and two cores vary frequency through digital frequency dividers (DFDs) and DLLs
 - SLCB: Second-Level Clock Buffer
 - CVD: Clock Vernier Device – fine (static) delay tuning

Fischer, JSSC 1/06

EECS251B L25 SUPPLY GENERATION

14

14



Deskewing and Synchronization

EECS251B L25 SUPPLY GENERATION

15

15

Clock Domain Synchronization


Type	Frequency	Phase
Synchronous	Same	Same
Mesochronous	Same	Constant offset
Plesiochronous	Small difference	Slowly varying
Asynchronous	Different	Arbitrary

EECS251B L25 SUPPLY GENERATION

16

16

Deskew System (Mesochronous)




Geannopoulos, ISSCC'98

EECS251B L25 SUPPLY GENERATION

17

17

Deskew System




• Rusu, ISSCC'00

EECS251B L25 SUPPLY GENERATION

18

18

Deskew Buffer



- Essentially a DLL to align regional clock with ref. clock


EECS251B L25 SUPPLY GENERATION

19

19

Clock Subsystem

- Intel Xeon – Bowhill, ISSCC'15
 - Independent clocks for 4-18 cores
- Self-biased (SB) and LC PLLs




EECS251B L25 SUPPLY GENERATION

20

20

Clock Domain Crossings




- Bowhill, ISSCC'15

EECS251B L25 SUPPLY GENERATION

21

21

Brute-Force Synchronizer




- Cascaded flip-flops reduce the probability of metastability

EECS251B L25 SUPPLY GENERATION

22

22

Clock Crossing FIFOs



- FIFO for clock crossings

http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf

EECS251B L25 SUPPLY GENERATION

23

23



Supply Generation

EECS251B L25 SUPPLY GENERATION

24

24

Supply Generation


- Linear
 - Series or shunt
 - Linear regulation
 - Quiet
 - Inefficient (unless $V_{in}-V_{out}$ is small)
- Switching (Capacitive)
 - Limited efficiency
 - Poor regulation
 - Voltage ripples
- Switching (Magnetic)
 - Efficient
 - Require external components
 - Noisy

EECS251B L25 SUPPLY GENERATION

25


25

Linear vs. Switching Regulators



$$\text{Efficiency } \eta < V_{out}/V_{in}$$

Switching




EECS251B L25 SUPPLY GENERATION

26

26

Linear Voltage Regulator



Negative feedback sets low supply resistance
Voltage regulated to desired level

E.g. IBM Power7 has 48 linear regulators



EECS251B L25 SUPPLY GENERATION

27

27

Switching Supply

• Buck Converter



Pulse-Width Modulation (PWM) regulates V_{out}

High switching frequency, interleaving reduce ripple



EECS251B L25 SUPPLY GENERATION

28

28



Intel Broadwell

- Inductors moved to a small PCB



31

Switched-Capacitor Supply




Interleaving reduces ripple, but lowers efficiency

EECS251B L25 SUPPLY GENERATION

32

What happens with supply when load changes?

<http://www.research.ibm.com/people/r/restle/Animations/DAC01top.html>





EECS251B L25 SUPPLY GENERATION
Philip Restle, IBM

33

33

Power Delivery

- Typical model



Wong, JSSC'06

EECS251B L25 SUPPLY GENERATION

34

34

Supply Resonances

- First droop
 - Package L + on-die C
- Second droop
 - Motherboard + package decoupling
- Third droop
 - Board capacitors


EECS251B L25 SUPPLY GENERATION

35

35

Clock and Supply

- Large digital systems can have large voltage transients
- Can we filter impact of voltage on a clock generator?




Kurd, JSSC'09

EECS251B L25 SUPPLY GENERATION

36

36

Clock and Supply



- IBM Power7, with one PLL per core

Lefurgy, MICRO'11


EECS251B L25 SUPPLY GENERATION

37

37

How to model

- Abstracted delay line



Wong, JSSC'06

Period modulation from successive modulated delays


EECS251B L25 SUPPLY GENERATION

38

38

Droop Detection

- Hashimoto, JSSC 4/18



EECS251B L25 SUPPLY GENERATION

39

39


Summary

- DLLs are used for phase alignment, deskewing
- Modern SoCs are globally asynchronous, locally synchronous
- Supply regulators
- Clock and supply interact

EECS251B L25 SUPPLY GENERATION



40

40




Next Lecture

- Wrap-up



EECS251B L25 SUPPLY GENERATION



41