

# EECS251B : Advanced Digital Circuits and Systems



Borivoje Nikolić, Vladimir Stojanović, Sophia Shao



AMD Allies with Ranovus on Data Center Photonics Module  
March 6, 2022, EETimes

The co-packaged optical (CPO) demonstration system built by Xilinx and Ranovus. It incorporates the former's Versal ACAP with the latter's Odin Analog-Drive CPO 2.0. (Source: Ranovus)



Berkeley



EECS251B L14 LATCHES

## Recap



- Flip-flop-based (edge-triggered) timing dominates today
- Latch-based timing can increase performance, but needs extra care
- There is also asynchronous design



## Design for Performance


### Latch Design

## Review: Transmission Gates




## Generating Complementary Clocks

- Inverter fork




## Review: MUX

- 2-input MUX




## Review: Transmission Gates



$$R_{eq} = R \parallel 2R = 2/3 R$$


## Latch vs. Flip-Flop



Courtesy of IEEE Press, New York. © 2000

## Latches


### Transmission-Gate Latch



Usually without contention

EECS251B L14 LATCHES

### C<sup>2</sup>MOS Latch




## Announcements

- Quiz 1 next Tuesday, in lecture
- Lab 5 due this week
- Midterm reports due next week
  - 4 pages, conference format


## Setup-Hold Time Illustrations

### Circuit before clock arrival (Setup-1 case)




## Setup-Hold Time Illustrations

### Circuit before clock arrival (Setup-1 case)




## Latches



(a) The transparent high latch (THL)

(b) The transparent low latch (TLL)



(c) Timing waveforms for the THL.

Courtesy of IEEE Press, New York. © 2000


## Design for Performance

### Delay, Setup, Hold




## Setup-Hold Time Illustrations

### Circuit before clock arrival (Setup-1 case)




## Setup-Hold Time Illustrations

### Circuit before clock arrival (Setup-1 case)




### Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




### Setup-Hold Time Illustrations

Hold-1 case




### Setup-Hold Time Illustrations

Hold-1 case




### Setup-Hold Time Illustrations

Hold-1 case




### Setup-Hold Time Illustrations

Hold-1 case




### Setup-Hold Time Illustrations


Hold-1 case









### More Precise Setup Time



### Latch t<sub>D-Q</sub> and t<sub>Clk-Q</sub>






## Flip-Flop Timing Characterization

- Combinational logic delay is a function of output load and input slope
- Sequential timing (flip-flop):
  - $t_{clk-q}$  is function of output load and clock rise time
  - $t_{S_{UR}}, t_H$  are functions of D and Clk rise/fall times


EECS251B L14 LATCHES

## Pulsed Latch

Simple pulsed latch




Hybrid Latch Flip-Flop, AMD K-6  
Partovi, ISSCC'96



## Hybrid Latch Flip-Flop

Skew absorption




## Pulse-Triggered Latches


- First stage is a pulse generator
  - generates a pulse (glitch) on a rising edge of the clock
- Second stage is a latch
  - captures the pulse generated in the first stage
- Pulse generation results in a negative setup time
- Frequently exhibit a soft edge property

EECS251B L14 LATCHES

## Intel/HP Itanium 2




1-0 and 0-1 transitions at the input with 0ps setup time



## Pulsed Latches


7474, from mid-1960's



## Pulsed Latches


Sense-amplifier-based flip-flop, Matsui 1992.  
DEC Alpha 21264, StrongARM 110

First stage is a sense amplifier, precharged to high, when  $\text{Clk} = 0$   
After rising edge of the clock sense amplifier generates the pulse on S or R  
The pulse is captured in S-R latch  
Cross-coupled NAND has different propagation delays of rising and falling edges




EECS251B L14 LATCHES

## Sense Amplifier-Based Flip-Flop



Courtesy of IEEE Press, New York. © 2000

## Sampling Window Comparison



Naffziger, JSSC 11/02

## Next Lecture

- Variability

## Summary

- Logical effort can be used to analyze latch timing
  - Clk-Q, setup, hold
- Flip-flops:
  - Latch pairs
  - Pulse triggered

EECS251B L14 LATCHES

43

44

45