

EECS251B : Advanced Digital Circuits and Systems

Lecture 22 – Power-saving techniques: Leakage optimization (multi-threshold, sleep)

Borivoje Nikolić, Vladimir Stojanović, Sophia Shao



**Future computer chips may
be made out of honey**


Digital Trends on WSU research

The wearables market, including smartwatches, smartbands, and smart glasses, together will generate more than \$350 billion in cumulative revenues over the next five years



Announcements

- Assignment 3 due Wed 4/13
- Assignment 4 out Thu 4/14
- Quiz 3 on 4/14 (SRAM)


Why optimize leakage?



- Processors not active all the time
- Balancing the active and leakage energy in wide-range DVFS operation



Application activity impact on power control strategy



Arora HPCA15

- The power control strategy depends on the statistics of idle events for typical workloads





Lowering Leakage During Design: Multiple Thresholds

Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Latency
Energy	Design Time	Sleep Mode	Run Time
Active	Logic design Scaled V_{DD} Trans. sizing Multi- V_{DD}	Clock gating	DFS, DVS
Leakage	Stack effects Trans sizing Scaling V_{DD} + Multi- V_{Th}	Sleep T's Multi- V_{DD} Variable V_{Th} + Input control	DVS, Variable V_{Th}

Using Multiple Thresholds

- Cell-by-cell V_T assignment (not block level)
- Allows us to minimize leakage
- Achieves all-low- V performance



Yano, SSTCW'00

Typical Technologies

- 2-3 Thresholds
 - To choose from 4-6 in a node
 - In bulk and finfet, but not in FDSOI (unless doped)
- Threshold voltage diff $\sim 5-10\times$ in leakage




Lowering Leakage During Design: Longer Channels

Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Latency
Energy	Design Time	Sleep Mode	Run Time
Active	Logic design Scaled V_{DD} Trans. sizing Multi- V_{DD}	Clock gating	DFS, DVS
Leakage	Stack effects Trans sizing Scaling V_{DD} + Multi- V_{Th}	Sleep T's Multi- V_{DD} Variable V_{Th} + Input control	DVS, Variable V_{Th}

Longer Channels





- 10% longer gates reduce leakage by 35% (in 130nm)
- Increases switching energy by 21% with $W/L = \text{const.}$

- Attractive when don't have to increase W (memory)
- Doubling L reduces leakage by 3x (in 0.13um)
- Much stronger effect in 28nm!
- Effect improves with shorter channel devices

Poly Bias

- 28FDSOI example






Lowering Leakage During Design: Transistor Stacking

Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Latency
Energy	Design Time	Sleep Mode	Run Time
Active	Logic design Scaled V_{DD} Trans. sizing Multi- V_{DD}	Clock gating	DFS, DVS
Leakage	Stack effects Trans sizing Scaling V_{DD} + Multi- V_{Th}	Sleep T's Multi- V_{DD} Variable V_{Th} + Input control	+ Variable V_{Th}

Stack Effect




Reduction (in 0.13 μ):

	High V_t	Low V_t
2 NMOS	10.7X	9.96X
3 NMOS	21.1X	18.8X
4 NMOS	31.5X	26.7X
2 PMOS	8.6X	7.9X
3 PMOS	16.1X	13.7X
4 PMOS	23.1X	18.7X

Narendra, ISLPED'01

Stack Forcing – Gate replacement



Tradeoffs:

- $W/2$ – $1/3$ of drive current, same loading
- $1.5W$ – $3\times$ loading, same drive current




Lowering Leakage: Sleep Mode

Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Latency
Energy	Design Time	Sleep Mode	Run Time
Active	Logic design Scaled V_{DD} Trans. sizing Multi- V_{DD}	Clock gating	DFS, DVS
Leakage	Stack effects Trans sizing Scaling V_{DD} + Multi- V_{Th}	<div>Sleep T's</div> Multi- V_{DD} Variable V_{Th} + Input control	+ Variable V_{Th}

DVFS vs Gating




	Active state C0	C1	C3	C6/C7	PC7 Transition	PC7
Core voltage*						
Core clock		off	off	off	off	off
PLL			off	off	off	off
L1/L2 caches			flushed	flushed	flushed	off
LLC/L3 cache					partial flush	off
Wakeup time*	Active					
Idle power*	Active					
Transition energy*	Active					
* Rough approximation						

Package Power Reduction →

Software Impact to Platform Energy-Efficiency – Intel 2011

- The more resources are turned-off, the longer it takes to turn back-on and the more transition energy is spent


Putting the processor to sleep during idle events



Arora HPCA15

- Power-gating overheads (energy cost, delay) need to be less than the leakage savings to make it worthwhile


Gating Sequences




- Sequence of steps:

- Gate clock
- Isolate inputs
- Save (scan out)
- Reset
- Gate power

Hierarchical Power Gating



Cache	CPU	MAC	VFP	Power State
(OFF)	(OFF)	-	-	Shutdown (Cache cleaned, VDDCPU off)
ON	OFF	-	-	Deep Sleep (Cache preserved)
ON	ON	OFF	OFF	Normal Operation
ON	ON	ON	OFF	DSP workload
ON	ON	OFF	ON	Graphics workload
ON	ON	ON	ON	Intensive multimedia mode



Cache	CPU	MAC	VFP	Power State
(OFF)	(OFF)	(OFF)	(OFF)	Shutdown (Cache cleaned, VDDCPU off)
ON	OFF	OFF	OFF	Deep Sleep (Cache preserved)
ON	ON	OFF	OFF	Normal Operation
ON	ON	ON	OFF	DSP workload
ON	ON	OFF	ON	Graphics workload
ON	ON	ON	ON	Intensive multimedia mode

Power Gating with Sleep Transistors

- Key components:
 - Power gates (& controller)
 - Leakage vs size
 - Switched capacitance
 - Slew-rate/rush current
 - State preservation
 - Energy overhead of sleep/wake-up transitions

How to Size the Sleep Transistor?

- Don't need both header and footer
- Circuits in active mode see the sleep transistor as extra power line resistance
 - The wider the sleep transistor, the better
- Wide sleep transistors cost area and are slow to turn on/off
 - Minimize the size of the sleep transistor for given ripple (e.g. 5%)
- Need to find the worst-case vector
- Sleep transistor is not for free – it will degrade the performance in active mode
- Charging and discharging the virtual rails costs energy
- Need to sequentially wake up

Sleep Transistor


High- V_{TH} transistor (many in parallel) has to be very large for low resistance in linear region.

Low- V_{TH} transistor needs much less area for the same resistance.

	MTCMOS	Boosted Sleep	Non-Boosted Sleep
Sleep-TR size	5.1%	2.3%	3.2%
Leakage power reduction	1450X	3130X	11.5X
Virtual supply bounce	60 mV	59 mV	58 mV

Courtesy: R. Krishnamurthy, Intel

Sleep Transistor Layout



ALU

**Sleep
transistor
cells**

Area overhead	
PMOS	6%
NMOS	3%

Tschanz, ISSCC'03

Sleep in Standard Cells









	All HVT (<i>hvt_ND2</i>)	All LVT (<i>lvt_ND2</i>)	Footswitch (<i>fs_ND2</i>)
Schematics	 Schematic of an All HVT cell. It shows a PMOS network at the top and an NMOS network at the bottom. The NMOS network consists of two parallel branches: one with a single NMOS transistor, and another with two NMOS transistors in series. The top PMOS network also has two parallel branches: one with a single PMOS transistor, and another with two PMOS transistors in series. Labels 'a' and 'b' are on the NMOS inputs, 'nz' is on the PMOS output, and 'All HVT' points to the NMOS network.	 Schematic of an All LVT cell. It is similar to the All HVT cell but uses Low Voltage Transistors (LVT). Labels 'a', 'b', 'nz', and 'All LVT' are present.	 Schematic of a Footswitch cell. It features a PMOS network with two parallel branches. The NMOS network has two parallel branches: one with a single NMOS transistor, and another with two NMOS transistors in series. Labels 'a', 'b', 'nz', 'LVT' (pointing to the PMOS network), 'HVT' (pointing to the NMOS network), and 'slpb' (pointing to the bottom NMOS transistor) are present.
Perf.	1X	1.5X - 2X	1.4X - 1.8X
Leakage	1X	70X - 100X	$\approx 1X$
Area	1X	1X	1.25X


Diagram	All HVT (<i>hvt_ND2</i>)	Footswitch (<i>fs_ND2</i>)
SCHEMATICS	 Schematic of an All HVT cell, identical to the one in the first table. Labels 'a', 'b', 'nz', and 'All HVT' are present.	 Schematic of a Footswitch cell, identical to the one in the first table. Labels 'a', 'b', 'nz', 'LVT', 'HVT', and 'slpb' are present.
LAYOUT	 Layout of an All HVT cell. It shows a top-down view of the transistors and their connections. Labels 'VDD', 'VSS', 'nwell', 'a', 'b', and 'nz' are present.	 Layout of a Footswitch cell. It shows a top-down view of the transistors and their connections. Labels 'VDD', 'VSS', 'nwell', 'LVT Layer', 'a', 'b', and 'nz' are present. The area is labeled '1.25X'.

Sleep Transistor Grid

No sleep transistor




PMOS & NMOS
sleep transistors




Tschanz, ISSCC'03

Power Gating


➤ No power gating



➤ “Ideal” power gating transient



➤ Realistic profile




Keating, et al, Low Power Methodology Manual, 2009.

Preserving State

- Virtual supply collapse in sleep mode will cause the loss of state in registers
- Putting the registers at nominal VDD would preserve the state
 - These registers leak
 - The second supply needs to be routed as well
- Can lower VDD in sleep
 - Some impact on robustness, noise and SEU immunity
- State preservation and recovery


Scan-Based Retention

- Scan-out/scan-in state to preserve/restore state



Keating, et al, Low Power Methodology Manual, 2009.

Retention Register Design



[Mutoh95]

Next Lecture

- More power-saving techniques:
 - Dynamic thresholds
- Energy optimality (V_{dd} , V_{th})