



inst.eecs.berkeley.edu/~eecs251b

# EECS251B : Advanced Digital Circuits and Systems

## Lecture 25 – Supplies and Clocks

**Borivoje Nikolić, Vladimir Stojanović, Sophia Shao**

Time for course surveys!

**Course Evaluations: Best Practices for Faculty**

- Reserve time in-class.**  
Give students time during class to complete the online course survey. Anecdotally, this is more effective when the time set aside is at the **start** of class.  


- Inform students about the purpose of evaluations.**  
Give students examples of useful feedback you have received in the past and **how** the course has changed or benefited.  

- Offer students incentives (e.g. extra credit).**  
To encourage broad, representative responses, instructors may choose to offer incentives to complete evaluations. An effective strategy has been to offer all students extra credit if a **minimum percentage** of students (e.g. 85%) respond.  
**85%** 

EECS251B L25 SUPPLY GENERATION

Berkeley 

1




## Recap

- Basics of phase-locked loops
- Digital PLLs


EECS251B L25 SUPPLY GENERATION

2

2




3



4

## Delay-Locked Loop



- First order loop: inherently stable
- No filtering of input jitter
- Constant frequency (no synthesis)
- No phase error accumulation



EECS251B L25 SUPPLY GENERATION

5


## DLL Locking




Courtesy of IEEE Press, New York. © 2000

EECS251B L25 SUPPLY GENERATION

6



7



8

## Announcements

- Final is in-class 4/28
  - 80min, 9:40am-11 am
- Project presentations 5/5
  - 9am – 12:30pm
  - BWRC
  - 12min + 3min Q&A

EECS251B L25 SUPPLY GENERATION


9




## Clock Distribution

EECS251B L25 SUPPLY GENERATION


10




11




12




13




14




15




16



17




18




19


- Essentially a DLL to align regional clock with ref. clock





20



21



22



## Supply Generation

- Linear
  - Series or shunt
  - Linear regulation
  - Quiet
  - Inefficient (unless  $V_{in} - V_{out}$  is small)
- Switching (Capacitive)
  - Limited efficiency
  - Poor regulation
  - Voltage ripples
- Switching (Magnetic)
  - Efficient
  - Require external components
  - Noisy

EECS251B L25 SUPPLY GENERATION

25

## Linear vs. Switching Regulators

**Linear**

$V_{in}$

$R_{req}$

$R_{Load}$

$I_{out}$

$V_{out}$

Efficiency  $\eta < V_{out}/V_{in}$

**Switching**


$V_{in}$

$R_{Load}$


$V_{out}$

EECS251B L25 SUPPLY GENERATION


26




27




28




29




30




31



32



33



34

## Supply Resonances

- First droop
  - Package L + on-die C
- Second droop
  - Motherboard + package decoupling
- Third droop
  - Board capacitors


EECS251B L25 SUPPLY GENERATION

35

35

## Clock and Supply

- Large digital systems can have large voltage transients
  - Can we filter impact of voltage on a clock generator?




Kurd, JSSC'09


EECS251B L25 SUPPLY GENERATION

36


36




37




38



39



40



41