

HOMEWORK 4.**Due: Friday, April 19, 2019.****This is an individual assignment!****1. Extracting and simulating the synthesized design.**

In the first lab, we have created a design by using a strictly digital ('VLSI') design flow. Then in the second lab, we extracted and simulated the synthesized design using custom design tools. In this third lab we will close the loop and build the remaining part of the flow where we will characterize a custom cell for use in the synthesis flow.

To do this, please work through the tutorial entitled: *Introduction to the Custom Design Flow: Building a standard cell*, then turn in:

- a) Using a Monte Carlo simulation of 300 points, plot the mean and sigma for the input-rising/output-fall delay of INVX0_RVT (10ps input slope, 1fF load) for VDD between 0.2 and 1 on the same plot. Then plot σ/μ vs. VDD on another plot. Lastly, plot the delay of a 6σ cell relative to the mean vs. VDD on a third plot. Explain conceptually why variation has more of an effect at low voltages.
- b) Generate a histogram of the delay at 0.6V and at 1.05V and try to fit a normal curve (use histfit in Matlab). Are either of them Gaussian? If a distribution is asymmetric, explain why one side has the long tail and not the other. (Optional: use the qqplot command to compare two vectors: one vector from your simulations, and the other sampled from a normal distribution with the μ and σ found from the fit using normrnd)
- c) Compute $\sigma_{V_{th}}$ for the NMOS in INVX0_RVT. Then, using I_{on} from the alpha-power-law model ($K=1.7e-4$, $V_{th}=0.366$, $\alpha=1.36$), write out the equation for the delay of an inverter (simply assuming maximum current for a transition from VDD to VDD/2 is close enough: $\Delta T = C\Delta V/I$, where $\Delta V = VDD/2$ and C is approximately 1.5fF). Then use Matlab to run a Monte Carlo simulation on this model for 0.6V and 1.05V by using normrnd with a $\mu=0$ and $\sigma=\sigma_{V_{th}}$ and adding this value to the threshold (which is exactly what HSPICE is doing for Monte Carlo simulation, but HSPICE is solving more complex equations). How do the distributions compare to part b)? Based on the equation you wrote, should the delay be Gaussian?

2. SRAM

Consider an 8-T SRAM cell, shown in figure, which attempts to resolve the contention between the read stability and writeability that appears in the 6-T cell. The cell is operated in a conventional manner within an array.

4. Power-performance tradeoffs.

- a) Using the alpha-power law model, derive the analytical expression for the energy/delay sensitivity of a design to scaling of a supply voltage. Evaluate this expression at the nominal supply voltage, using the results from Homework 1 ($K = 0.001$, $\alpha = 1.6$, $V_{TH} = 0.45\text{V}$, for NMOS)
- b) What is the energy/delay sensitivity of a design to the logic depth? You can define the logic depth as a number of FO4 inverters that fit into one clock period.