

VCO Basics

1.1 Definitions

1.1.1 Frequency Tuning

A general VCO can be treated as a black box with an input V_{tune} and a periodic oscillating output $V(t)$ depicted as drawn in Fig. 1.1. The VCO is




Fig. 1.1. Basic VCO

connected to the power supply through VSS and VDD. The output voltage $V_{out}(t)$, differential or single ended, is periodic:

$$V_{out}(t) = V_0 \sin(\omega_c t + \varphi) \quad (1.1)$$

with phase φ , V_0 amplitude and angular carrier frequency

$$\omega_c(V_{tune}) = 2\pi f_c(V_{tune}) \quad (1.2)$$

which is dependent on the tuning voltage input V_{tune} , as a voltage controlled oscillator is needed. The frequency spectrum and time-domain output of an ideal oscillator is shown in Fig. 1.2.




Fig. 1.2. Ideal oscillator output over time and corresponding frequency spectrum

1.1.2 VCO-Gain

VCOs are normally used in a phase locked loop (PLL) as voltage to frequency translation block. The transfer function of input voltage to output frequency




Fig. 1.3. VCO frequency transfer function

(e.g., Fig. 1.3) and its gain K_{VCO} is of main importance for PLL design (more in section 1.1.5).

$$K_{VCO} = \frac{df_c}{dV_{tune}} \quad (1.3)$$

1.1.3 Pushing

Similarly as in the previous section, the transfer function from power supply to output frequency can be defined as:

$$K_{Vdd} = \frac{df_c}{dV_{dd}} \quad (1.4)$$

$$K_{Vss} = \frac{df_c}{dV_{ss}} \quad (1.5)$$

Unfortunately K_{Vdd} and K_{Vss} are not zero in real oscillators and can lead to severe problems if not specified at the very beginning design phase of a VCO.

1.1.4 Pulling

VCO output frequency also varies with the load attached to its output. This is called load pulling:

$$pulling = \frac{\Delta f_c}{\Delta load} \quad (1.6)$$

This parameter is mainly of concern for VCO-modules and usually defined for changing the VSWR of the load from 1 to 2 (see e.g [6]).

1.1.5 Phase Noise and Jitter

Definitions

As already stated, an ideal sinusoidal oscillator is described as

$$V_{out}(t) = V_0 \cos[2\pi f_c t + \phi] \quad (1.7)$$

with constant amplitude V_0 , center frequency f_c , and ϕ a fixed phase. In the frequency domain the spectrum of this oscillator consists of a Dirac-impulse at $\pm f_c$. A real oscillator is more generally given by

$$V_{out}(t) = V_0(t)y[2\pi f_c t + \phi(t)]. \quad (1.8)$$

y is a periodic function. The fluctuations introduced by $V_0(t)$ and $\phi(t)$ - now functions in time - result in sidebands close to f_c , with symmetrical distribution around f_c (Fig. 1.4) [11]. The frequency fluctuations correspond to jitter in the time-domain, which is a random perturbation of zero-crossings of a periodic signal (Fig. 1.5). Frequency fluctuations are usually characterized




Fig. 1.4. Frequency spectrum of ideal and real oscillators

by the single sideband noise spectral density normalized to the carrier signal power (Fig. 1.4). It is defined as

$$\mathcal{L}_{total}(f_c, \Delta f) = 10 \log \left[\frac{\mathcal{P}_{sideband}(f_c + \Delta f, 1 \text{ Hz})}{\mathcal{P}_{carrier}} \right] \quad (1.9)$$




Fig. 1.5. Jitter in the time domain relates to phase noise in the frequency domain

and has units of decibels below the carrier per hertz (dBc/Hz). $\mathcal{P}_{carrier}$ is the carrier signal power at the carrier frequency f_c and $\mathcal{P}_{sideband}(f_c + \Delta f, 1 \text{ Hz})$ denotes the single sideband power at the offset Δf from the carrier f_c at a measurement bandwidth of 1 Hz.

The total phase noise \mathcal{L}_{total} includes both amplitude $A(t)$ and phase $\phi(t)$ fluctuations. In practical oscillators the amplitude is limited by non-linear active devices and $\mathcal{L}_{total}(f_c, \Delta f)$ is dominated by the phase part of the phase noise [11, 55].

The time domain equivalent or jitter is characterized as the statistical distribution of the output signal period. This typically is assumed of gaussian distribution with mean value $\tau = 1/\omega_c$ and variance σ . The relation between clock jitter σ_τ and phase noise can be calculated as [11]:

$$\sigma_\tau^2 = \frac{4}{\pi\omega_c^2} \int_0^\infty S_\phi \omega \sin\left(\frac{\omega\tau}{2}\right) d\omega \quad (1.10)$$

with τ the clock period.




Fig. 1.6. Simplified receiver block diagram (*left*) and phase-locked loop (*right*)

Importance of Phase Noise

The front-end of a typical receiver is shown in Fig. 1.6, where a mixer and a local oscillator (LO) downconvert the incoming radio frequency (RF) signal to a lower, intermediate frequency (IF). With a LO frequency lower than the RF frequency (low-side LO) the resulting intermediate (IF) frequency is determined by: $f_{IF} = f_{RF} - f_{LO}$. To achieve absolute synchronization of the LO signals, the VCO is engaged in a phase-locked loop (PLL, Fig. 1.6). A typical PLL consists of a VCO, a frequency divider, a phase detector, a charge pump, and a low-pass loop filter. It forces the output frequency to be equal to a multiple of the input reference frequency [11, 55]. PLL design is eased significantly with a VCO offering a linear dependence between tuning voltage and frequency. To understand the importance of phase noise Fig. 1.7 depicts




Fig. 1.7. Effect of oscillator phase noise in a receiver

the situation in a receiver. The LO signal used for downconversion has a noisy spectrum. Besides the wanted signal with small power an unwanted signal with large power is present in an adjacent channel (at a close-by frequency). After mixing with the LO the downconverted spectrum consists of two overlapping spectra. The wanted signal suffers from significant noise due to in-band signal from the downconversion of the interferer by the LO sideband: the signal-to-noise ratio is degraded [56]. In order to be able to detect the signals from

all channels while (stronger) interferers may be present stringent phase noise specifications have to be met in wireless communication systems.




Fig. 1.8. Typical phase noise spectrum of a LC-oscillator




Fig. 1.9. Noise spectra of the VCO and the resulting PLL output

Phase Noise and The Impact on PLL Noise

A typical single side band phase noise spectrum is given in Fig. 1.8 [11, 55]. At low offset frequencies up to a corner frequency $\Delta f_{1/\Delta f^3}$ a $1/\Delta f^3$ behavior, also called flicker-noise behavior, is observed. For medium offset frequencies the phase noise shows a $1/\Delta f^2$ -dependence, also called white-noise behavior, up to where the constant amplifier noise floor begins to dominate. PLL noise is mainly determined by noise introduced by the reference signal and the VCO. A thorough analysis of the transfer characteristic and loop response to noise signals shows that the PLL functions as high-pass for the noise from the VCO [55]. Above a cut-off frequency f_c , noise passes unattenuated. f_c is determined by the overall forward gain of the loop and the order of the divider [55]. Due to the existence of many adjacent channels specifications for the maximum PLL noise output have to be met. Figure 1.9 compares the spectra of the VCO noise and the resulting PLL noise output. Below f_c the output characteristics are dominated by the PLL transfer function. Output noise is significantly reduced compared to the “input” from the VCO. Above f_c essentially the VCO noise will be observed. Below f_c the resulting PLL noise is determined by the PLL design and the VCO phase noise, which can be exploited to suppress the flicker-noise region of VCO phase noise through adequate PLL design.

Table 1.1. VCO specification list

spec	Unit
Center frequency	GHz
Tuning Range	MHz
Phase noise	dBc/Hz @ offset [kHz]
Power consumption	mW
Supply voltage	V
VCO-Gain	MHz/V
Pulling	MHz/load-spec
Pushing	MHz/V
Area	$\mu\text{ m}^2$
Cost	\$
Operating temperature	$^{\circ}\text{C}$
Manufacturability	
Yield	%
Lifetime	Years

1.2 Requirements

Table 1.1 summarizes the general specifications for (integrated) VCO design. Main specifications are center frequency, tuning range, power supply voltage, power consumption and phase noise specifications. But additional specifications like cost or chip area, pulling, pushing, etc. must be fulfilled aiming at products in CMOS. For instance, a reliable operation over many years can only be met when taking into account all limits of a given CMOS technology, including the maximum allowed gate oxide voltages. Especially the pushing problem is often neglected, although it easily becomes a critical problem for the performance of a fully integrated synthesizer. Very few pushing data are included in the common VCO literature. However, typical pushing behavior is clearly documented and specified for real products, e.g. VCO modules [5, 6]. Also pulling usually is not treated, but this problem is less severe and mainly concerns careful output buffer design.

1.3 Integrated VCO Circuit Options

1.3.1 Ring Oscillators

A classical oscillator circuit solution is the connection of amplifiers or inverting in a ring of amplifiers or inverters. If the phase shift over the ring is 360° , it will oscillate. An exemplary application is shown in Fig. 1.10. Ring oscillators




Fig. 1.10. Exemplary ring oscillator topology

have a very small area and are easy to integrate and design. They feature wide tuning ranges. Main disadvantage is their high power consumption and phase noise [21, 55, 94, 99]. Recent work, e.g. [21], show that it is possible to design low phase noise ring-oscillator's, but still at a much higher power consumption than for LC-VCOs.

1.3.2 LC Oscillators

A general LC-VCO can be symbolized as in Fig. 1.11. The oscillator consists of an inductor L and a capacitor C , building a parallel resonance tank, and an active element $-R$, compensating the losses of the inductor (R_L in Fig. 1.11)




Fig. 1.11. Basic LC-VCO

and the losses of the capacitor (R_C in Fig. 1.11). The circuit results into an oscillator with angular center frequency.

$$\omega_c = \frac{1}{\sqrt{LC}} \quad (1.11)$$

As the capacitance C is proportional to the tuning voltage input V_{tune} , also ω_c is dependent on V_{tune} and the oscillator results in a voltage controlled oscillator. The capacitor C in Fig. 1.11 not only consists of a variable capacitor to tune the oscillator, but it also includes the parasitics or fixed capacitances of the inductor, the active elements, and of any load connected to the VCO (output driver, mixer, prescaler, etc.).

In comparison to ring oscillators, LC oscillators have a rather limited tuning range, but feature lower phase noise at a lower power consumption. The area of an LC oscillator with an integrated coil is much bigger than the area of a ring oscillator. This holds for designs aiming at widely spread GSM, UMTS, DCS1800, ... applications in the frequency range of 900 MHz to 2 GHz, for higher frequency upcoming applications as WLAN (5.2 GHz, 5.7 GHz, 17.2 GHz) coil area is not important any more, as the coil size decreases with higher frequencies.

1.4 VCO Figure of Merit

The performance of VCOs is difficult to compare as they feature different center frequencies, power consumption P_{supply} , and phase noise over offset-frequency. A widely accepted figure of merit has been introduced in [85]:

$$\text{FOM} = \mathcal{L}(f_0, \Delta f) + 10 \log \left(\left(\frac{f_0}{\Delta f} \right)^2 \frac{P_{supply}}{[mW]} \right). \quad (1.12)$$

where $\mathcal{L}(f_0, \Delta f)$ is the single-side-band noise at the offset frequency Δf from the carrier frequency f_0 . This FOM is a direct deviation of Leeson's empirical phase noise ([33], Eqn. (3.10)) expression normalized to the power consumption. For a fair comparison the worst-case measured phase noise of a VCO-design should be taken into account (unfortunately many authors tend

to calculate a best-case FOM at, e.g., zero tuning voltage input). The performance of a VCO is regarded to be better with a more negative value or higher absolute value of the figure of merit.

1.5 Summary

This chapter summarized general definitions concerning the VCO design and a long list of requirements to oscillators.

To fulfill the very tough combination of low power consumption (battery operation) and ultra-low phase noise needed for telecommunications, the remaining text limits the subject to LC-VCO circuits, as generally their phase noise performance is superior to the phase noise of, e.g., ring-oscillators.

References

1. Agilent ADS momentum User Manual, <http://www.agilent.com>.
2. HFSS User Manual, <http://www.ansoft.com>.
3. IEEE Digital Member Library, <http://www.ieee.org/ieeemdl>.
4. IEEE Xplore, <http://ieeexplore.ieee.org>.
5. VCO data sheet's, <http://www.avxcorp.com/docs/Catalogs/yk-vco.pdf>.
6. VCO data sheet's, MQ or MQE, <http://www.murata.com>.
7. S. Yim, K.K. O. Demonstration of a switched resonator concept in a dual-band monolithic CMOS LC-tuned VCO. In *Proc. of the Custom Integrated Circuits Conference*, pages 205–208, May 2001.
8. A. Demir, A. Mehrotra, J. Roychowdhury. Phase noise in Oscillators: A Unifying Theory and Numerical Methods for Characterization. In *Proc. IEEE DAC*, pages 26–31, May 1998.
9. A. Demir, David Long, J. Roychowdhury. Computing Phase Noise Eigenfunctions Directly from Steady-State Jacobian Matrices. In *Proc. IEEE DAC*, June 2000.
10. A. Hajimiri. private communication. Feb. 2002.
11. A. Hajimiri, T.H. Lee. *Low Noise Oscillators*. Kluwer, Boston/Dordrecht/London, 1999.
12. A. Kral, F. Behbahani, A.A. Abidi. RF-CMOS Oscillators with Switched Tuning. In *Proc. of the Custom Integrated Circuits Conference*, pages 555–558, May 1998.
13. A. M. Niknejad. *Inductors and Transformers for Si RF ICs*. Kluwer, Boston/Dordrecht/London, 2000.
14. A. Momtaz et Al. A Fully Integrated SONET OC-48 Transceiver in Standard CMOS. *IEEE Journal Solid-State Circuits*, 36:1964–1973, December 2001.
15. A. Ravi et Al. An optimally transformer coupled, 5 GHz Quadrature VCO in a 0.18 μm digital CMOS process. In *RFIC03 Digest of Technical Papers*, pages 141–144. 2003 IEEE Radio Frequency Integrated Circuits Symposium, june 2003.
16. A. Rofougaran, J. Rael, M. Rofougaran, A. A. Abidi. A 900 MHz CMOS LC-oscillator with Quadrature Outputs. In *ISSCC Digest of Technical Papers*, pages 392–398, New York, February 1996. IEEE International Solid-State Circuits Conference.

17. A.S. Porret, T. Melly, C.C. Enz, E.A. Vittoz. Design of High-Q Varactors for Low-Power Wireless Applications. *IEEE Journal Solid-State Circuits*, 35(3):337–345, March 2000.
18. B. De Muer, N. Itoh, M. Borremans, M. Steyaert. A 1.8 GHz Highly-Tunable Low-Phase-Noise CMOS VCO. In *Digest of Technical Papers*, Orlando, May 2000. IEEE Custom Integrated Circuits Conference.
19. M. Steyaert B.De Muer, C. De Ranter. A Fully Integrated 2 GHz LC-VCO with Phase Noise of -125 dBc/Hz at 600 kHz. In *Proc. of the 25th European Solid-State Circuits Conference*, pages 207–209, Duisburg, Sept 1999. ESSCIRC'99.
20. C. De Ranter, M. Steyaert. A 0.25 μm CMOS 17 GHz VCO. In *ISSCC01 Digest of Technical Papers*, pages 370–371. 2001 IEEE International Solid-State Circuits Conference, February 2001.
21. C.-H. Park, B. Kim. A Low-Noise, 900 MHz VCO in 0.6 μm CMOS. *IEEE Journal of Solid-State Circuits*, 34(5):586–591, May 1999.
22. C.-M. Hung, K. O. A 1.24 GHz Monolithic CMOS VCO with Phase Noise of -137 dBc/Hz at a 3 MHz Offset. *IEEE Microwave and guided Letters*, 9(3):331–343, March 1999.
23. C.-M. Hung, L. Shi, I. Lagnado, K. K. O. A 25.9 GHz Voltage-Controlled Oscillator Fabricated in a CMOS Process. In *Proceedings of VLSI Conference*, pages 100–101, June 2000.
24. Cadence Design Systems. SpectreRF User Guide, <http://www.cadence.com/datasheets/spectrerf.html>.
25. S.S. Wong C.P. Yue. On-Chip Spiral Inductors with Patterned Ground Shields for Si-Based RF IC's. *IEEE of Solid-State Circuits*, 38(5):743–815, May 1998.
26. D. Baek et Al. Analysis on Resonator Coupling and its Application to CMOS Quadrature VCO at 8 GHz. In *RFIC03 Digest of Technical Papers*, pages 85–88. 2003 IEEE Radio Frequency Integrated Circuits Symposium, June 2003.
27. D. Haigh, J. Everard (ed.). *GaAs Technology and its Impact on Circuits and Systems*. Peter Peregrinus, 1989.
28. D. Ham, A. Hajimiri. Concepts and Methods in Optimization of Integrated LC VCOs. *IEEE Journal Solid-State Circuits*, 36:896–909, June 2001.
29. D. Kehrler, W. Simburger, W. H.-D. Wohlmuth, A.L. Scholtz. Modeling of Monolithic Lumped Planar Transformers up to 20 GHz. In *proceedings*, pages 401–404. IEEE Custom Integrated Circuits Conference, May 2001.
30. D. Pfaff, Q. Huang. A Quarter-Micron CMOS 1 GHz VCO/Prescaler-Set for Very Low Power Applications. In *CCIC99 Digest of Technical Papers*. 1999 IEEE Custom Integrated Circuits Conference, May 1999.
31. D. Pfaff, Q. Huang. An 18 mW 1800 MHz Quadrature Demodulator in 0.18 μm CMOS. In *ISSCC02 Digest of Technical Papers*, pages 242–243. 2002 IEEE International Solid-State Circuits Conference, February 2002.
32. D. Triantis, A. Birbas, D. Kondis. Thermal Noise Modeling for Short Channel MOSFETs. *IEEE Transactions on Electron Devices*, ED-43:2069–2075, November 1996.
33. D.B. Leeson. A Simple Model of Feedback Oscillator Noise Spectrum. *Proc. IEEE*, pages 329–330, Feb. 1966.
34. E. Hegazi, A. A. Abidi. A Filtering Technique to Lower LC Oscillator Phase Noise. *IEEE Journal of Solid-State Circuits*, 36(12):1921–1930, Dec. 2001.
35. E. Hegazi, A. A. Abidi. A 17 mW Transmitter and Frequency Synthesizer for 900 MHz GSM Fully integrated in 0.35 μm CMOS. *IEEE Journal of Solid-State Circuits*, 38(5):782, May 2003.

36. E. Hegazi, A. A. Abidi. Varactor Characteristics, Oscillator Tuning Curves, and AM-FM Conversion. *IEEE Journal of Solid-State Circuits*, 38(6):1033–1039, June 2003.
37. E.A.M. Klumperink, S.L.J. Gierkink, A.P. van der Wel, B. Nauta. Reducing MOSFET 1/f Noise and Power Consumption by Switched Biasing. *IEEE Journal Solid-State Circuits*, 35:994–1001, July 2000.
38. F. Svelto, R. Castello. A Bond-wire Inductor-MOS Varactor VCO Tunable From 1.8 to 2.4 GHz. *IEEE Transactions on Microwave Theory and Techniques*, 50(1):403–410, Jan. 2002.
39. F. Svelto, S. Deantoni, R. Castello. A 1.3 GHz Low-Phase Noise Fully Tunable CMOS LC VCO. *IEEE Journal of Solid-State Circuits*, 35(3):356–361, March 2000.
40. G. Brenna, D. Tschopp, D. Pfaff, Q. Huang. A 2 GHz Direct-Conversion WCDM Modulator in 0.25 μm CMOS. In *ISSCC02 Digest of Technical Papers*, pages 244–245. 2002 IEEE International Solid-State Circuits Conference, February 2002.
41. M. Tiebout G. Knoblinger, P. Klein. A New Model for Thermal Channel Noise of Deep Submicron MOSFETs and its Application in RF-CMOS Design. In *Proc. of Symposium on VLSI Circuits*, Honolulu, April 2000. VLSI'00.
42. H. Barkhausen. *Elektronen Röhren, Band III*. Hirzel, Leipzig, 1935.
43. H. Darabi, A. A. Abidi. A 4.5 mW 900 MHz CMOS Receiver for Wireless Paging. *IEEE Journal Solid-State Circuits*, 32:1085–1096, August 2000.
44. H. Samavati, A. Hajimiri, R. Shahani, G.N. Nasserbakht, T. H. Lee. Fractal Capacitors. *IEEE Journal Solid-State Circuits*, 33:2035–2041, Dec. 1998.
45. H. Wu, A. Hajimiri. Silicon-Based Distributed Voltage-Controlled Oscillators. *IEEE Journal Solid-State Circuits*, 36:493–502, March 2001.
46. H.D. Wohlmuth. *Monolithische Integration von HF-Oszillatoren in Silizium-Bipolartechnik*. Ph.D.-Thesis, TU-Wien, Institut für Nachrichten- und Hochfrequenztechnik, 2000.
47. H.D. Wohlmuth, D. Kehrler. A High Sensitivity Static 2:1 Frequency Divider up to 27 GHz in 120 nm CMOS. In *European Solid-State Circuit Conference*, pages 823–826, Firenze, Italy, September 2002. IEEE.
48. H.J. De Los Santos. *RF MEMS Circuit Design for Wireless Communications*. Artech House, 2002.
49. HongMo Wang. A 50 GHz VCO in 0.25 μm CMOS. In *ISSCC01 Digest of Technical Papers*, pages 372–373. 2001 IEEE International Solid-State Circuits Conference, February 2001.
50. INFINEON TECHNOLOGIES AG. TITAN User Manual, <http://ultra.muc.infineon.com/titan>.
51. J. Cabanillas et Al. A 900 MHz low phase noise CMOS quadrature oscillator. In *RFIC03 Digest of Technical Papers*, pages 63–66. 2003 IEEE Radio Frequency Integrated Circuits Symposium, June 2003.
52. J. Craninckx, M. Steyaert. A 1.8 GHz CMOS low Phase Noise Voltage-Controlled Oscillator with Prescaler. *IEEE Journal Solid-State Circuits*, 32:1474–1482, Dec. 1997.
53. J. Craninckx, M. Steyaert. A 1.8 GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors. *IEEE Journal Solid-State Circuits*, 32:736–744, May 1997.
54. J. Craninckx, M. Steyaert. A Fully Integrated CMOS DCS-1800 Frequency Synthesizer. *IEEE Journal Solid-State Circuits*, 33:2054–2065, December 1998.

55. J. Craninckx, M. Steyaert. *Wireless CMOS Frequency Synthesiser Design*. Kluwer, London, 1998.
56. J. Crols, M. Steyaert. *CMOS Transceiver Design*. Kluwer, London, 1997.
57. J. J. Rael, A. A. Abidi. Physical Processes of Phase Noise in Differential LC-Oscillators. In *Digest of Technical Papers*, Orlando, May 2000. IEEE Custom Integrated Circuits Conference.
58. J. Maget, M. Tiebout, R. Kraus. Influence of novel MOS varactors on the Performance of fully integrated UMTS VCO in Standard 0.25 μm CMOS Technology. *IEEE Journal of Solid-State Circuits*, 37(7), July 2002.
59. J. Maget, M. Tiebout, R. Kraus. Influence of the MOS varactor Gate Doping on the Performance of a 2.7-4.0 GHz LC-VCO in Standard Digital 0.12 μm CMOS Technology. In *European Solid-State Devices Research Conference*, Firenze, Italy, September 2002.
60. J. Maget, M. Tiebout, R. Kraus. MOS varactors with n- and p-type gates and their influence on an LC-VCO in digital CMOS. *IEEE Journal of Solid-State Circuits*, 38(7):1139–1147, July 2003.
61. J. van der Tang, A. van Roermond. A 5.3 GHz Phase Shift Tuned I/Q LC Oscillator with 1.1 GHz tuning Range. In *RFIC03 Digest of Technical Papers*, pages 133–136. 2003 IEEE Radio Frequency Integrated Circuits Symposium, June 2003.
62. R. P. Jindal. Hot-electron effects on channel thermal noise in file-line NMOS field-effect transistors. *IEEE Transactions on Electron Devices*, ED-33:1395–1397, September 1986.
63. J.M. Golio. *Microwave MESFET's and HEMT's*. Artech House, 1991.
64. K. B. Ashby, I. A. Koullias. High Q Inductors for Wireless Applications in a Complementary Silicon Bipolar Process. *IEEE Journal of Solid-State Circuits*, 31(1):4–8, January 1996.
65. Kenneth O. Estimation Methods for Quality Factors of Inductors Fabricated in Silicon Integrated Circuit Process Technologies. *IEEE Journal Solid-State Circuits*, 33(8), August 1998.
66. L. Shenggao, I. Kipnis, M. Ismail. A 10 GHz CMOS quadrature LC-VCO for multirate Optical Applications. *IEEE Journal of Solid-State Circuits*, 38(10):1626–1634, October 2003.
67. L.S. Cutler, C.L. Searle. Some Aspects of the Theory and Measurement of Frequency Fluctuations in Frequency Standards. *Proc. IEEE*, 54:136–154, Feb. 1966.
68. M. Borremans, M. Steyaert. A CMOS 2 V Quadrature Direct Up-Converter Chip for DCS-1800 Integration. In *Proc. of the 26th European Solid-State Circuits Conference*, Stockholm, Sept 2000. ESSCIRC'00.
69. M. Engl. Characterization of Integrated Lumped Inductors and Transformers. Master's thesis, TU-Wien, Institut für Nachrichten- und Hochfrequenztechnik, 2003.
70. M. Straayer, J. Cabanillas, G. M. Rebeiz. A Low-Noise Transformer based 1.7 GHz CMOS VCO. In *ISSCC02 Digest of Technical Papers*. 2002 IEEE International Solid-State Circuits Conference, February 2002.
71. M. Tiebout. A differentially tuned 1.8 GHz Quadrature VCO for DCS1800 and GSM900 with a phase noise of -126 dBc/Hz at 600 kHz in 0.25 μm Standard CMOS. In *Proc. of the 26th European Solid-State Circuits Conference*, Stockholm, Sept 2000. ESSCIRC'00.

72. M. Tiebout. A 480 μ W 2 GHz ultra low power dual-modulus prescaler in 0.25 μ m standard CMOS. In *ISCAS2000 Proceedings*, volume 5, pages 741–744, Geneva, May 2000. 2000 IEEE International Symposium on Circuits and Systems.
73. M. Tiebout. A Fully Integrated 1.3 GHz VCO for GSM in 0.25 μ m Standard CMOS with a Phase Noise of -142 dBc/Hz at 3 MHz Offset. In *Proc. of the 30th European Microwave Conference*, Paris, Oct 2000. EUMW'00.
74. M. Tiebout. Low power, low phase noise, differentially tuned quadrature VCO-Design in standard CMOS. *IEEE Journal Solid-State Circuits*, 36, July 2001.
75. M. Tiebout. A 50 GHz direct injection locked oscillator topology as low power frequency divider in 0.13 μ m CMOS. In *European Solid-State Circuit Conference*, Estoril, Portugal, September 2003.
76. M. Tiebout. Physical scaling of inductor layout and model and its application to WLAN VCO design at 11 GHz and 17 GHz. In *International Symposium on Circuits and Systems*, Bangkok, Thailand, May 2003.
77. M. Tiebout, E. Paparisto. LNA Design for a Fully Integrated CMOS Single Chip UMTS Transceiver. In *European Solid-State Circuit Conference*, Firenze, Italy, September 2002.
78. M. Tiebout, H.D. Wohlmuth, W. Simbürger. A 1 V 51 GHz Fully-Integrated VCO in 0.12 μ m CMOS. In *ISSCC02 Digest of Technical Papers*, pages 300–301. 2002 IEEE International Solid-State Circuits Conference, February 2002.
79. M.I.T. Fastcap user manual, <ftp://rle-vlsi.mit.edu/pub/fastcap>.
80. M.I.T. Fasthenry user manual, <ftp://rle-vlsi.mit.edu/pub/fasthenry>.
81. N. Fong et Al. A 1V 3.8-5.7 GHz differentially tuned VCO in SOI CMOS. In *2002 Symposium on VLSI Circuits RFIC02 Digest of Technical Papers*, pages 75–78, 2002.
82. N. Fong et Al. A 1V 3.8-5.7 GHz differentially tuned VCO in SOI CMOS. In *RFIC02 Digest of Technical Papers*, pages 75–78. 2002 IEEE Radio Frequency Integrated Circuits Symposium, june 2002.
83. N. Itoh, B.De Muer, M. Steyaert. Low Supply Voltage Fully Integrated CMOS VCO with Three Terminals Spiral Inductor. In *Proc. of the 25th European Solid-State Circuits Conference*, pages 207–209, Duisburg, Sept 1999. ESS-CIRC'99.
84. P. Andreani, A. Bonfanti, L. Romano, C. Samori,. Analysis and Design of a 1.8 GHz CMOS LC Quadrature VCO. *IEEE Journal of Solid-State Circuits*, 37(12):1737–1747, Dec. 2002.
85. P. Kinget. *Integrated GHz Voltage Controlled Oscillators*, pages 355–381. Kluwer, Norwell, MA, 1999.
86. P. Vancoreland, M. Steyaert. A 1.57 GHz Fully Integrated Very Low-Phase-Noise Quadrature VCO. *IEEE Journal of Solid-State Circuits*, 37(5):653–657, May 2002.
87. panasonic. Patent submission mos-varactor. *EP*, 1982.
88. P.Andreani. A Comparison Between Two 1.8 GHz CMOS VCOs Tuned by Different Varactors. In *Proc. of the 24th European Solid-State Circuits Conference*, pages 380–383, The Hague, September 1998. ESSCIRC'98.
89. Q. Huang. Phase Noise to Carrier Ratio in LC Oscillators. *IEEE Transactions on Circuits and Systems - I:Fundamental Theory and Applications*, 47(7):965–980, Jul. 2000.

90. R. Aparicio, A. Hajimiri. Capacity Limits and Matching Properties of Integrated Capacitors. *IEEE Journal Solid-State Circuits*, 37:384–393, March 2002.
91. R. Brederlow, G. Wenig and R. Thewes. Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions . In *European Solid-State Devices Research Conference*, Firenze, Italy, September 2002.
92. R. Thueringer, M. Tiebout, W. Simbuerger, C. Kienmayer, A. Scholz. A 17 GHz Linear 50Ohm Output Driver in 120nm Standard CMOS. In *RFIC03 Digest of Technical Papers*. 2003 IEEE Radio Frequency Integrated Circuits Symposium, june 2003.
93. R. Thüringer. Characterization of Integrated Lumped Inductors and Transformers. Master's thesis, TU-Wien, Institut für Nachrichten- und Hochfrequenztechnik, 2002.
94. B. Razavi. A Study of Phase Noise in CMOS Oscillators. *IEEE Journal Solid-State Circuits*, 31:331–343, March 1996.
95. S. Gierkink, S. Levantino, R. C. Frye, C. Samori, V. Boccuzzi. A Low-Phase-Noise 5 GHz CMOS Quadrature VCO using Superharmonic Coupling. *IEEE Journal of Solid-State Circuits*, 38(7):1148–1154, July 2003.
96. S. Levantino, C. Samori, A. Bonfanti, S.L.J. Gierkink, A. Lacaita, V. Boccuzzi. Frequency dependence on bias current in 5 GHz CMOS VCOs: Impact on tuning range and flicker noise upconversion. *IEEE Journal of Solid-State Circuits*, 37(8):1003–1011, August 2002.
97. S. Sedra, K. Smith. *Microelectronic Circuits*, 4th ed. Oxford University Press, New York, 1998.
98. S. Tedja et. al. Analytical and experimental studies of thermal noise in mosfet's. *IEEE Transactions on Electron Devices*, ED-41:2069–2075, November 1994.
99. S.K. Enam, A.A. Abidi. A 300 MHz CMOS Voltage-Controlled Ring Oscillator. *IEEE Journal Solid-State Circuits*, 25(1):312–315, Feb. 1990.
100. S.M. Sze. *Physics of Semiconductor Devices*, 2nd Edition. John Wiley & Sons, 1981.
101. Snezana Jenei ,Bart K. J. C. Nauwelaers, and Stefaan Decoutere. Physics-Based Closed-Form Inductance Expression for Compact Modeling of Integrated Spiral Inductors. *IEEE Journal Solid-State Circuits*, 37, January 2002.
102. T. H. Lee. *"The Design of CMOS Radio-Frequency Integrated Circuits"*. Cambridge University Press, Cambridge, UK, 1998.
103. T. Liebermann, M. Tiebout. A Low Phase Noise, Differentially Tuned, 1.8 GHz Power VCO with an ESD-compatible 14 dBm Output Stage in Standard Digital CMOS . In *Proc. of the 27th European Solid-State Circuits Conference*, Villach, Austria, September 2001. ESSCIRC'01.
104. T. Manku. Microwave CMOS - Device Physics and Design. *IEEE Journal of Solid-State Circuits*, 34(3):277–285, March 1999.
105. UC Berkeley EECS Device Group. Berkeley Short-Channel IGFET Model, <http://www-device.eecs.berkeley.edu/~bsim3/intro.html>.