




Open-source tools for functional testing Commercialization and Indigenous Development of Processor-Based Chips

Tassadaq Hussain
Professor Namal University





Outline

- **ASIC and FPGA**
- Open Source Process Development Kit (PDK)
- Open Source Tools for Chip Development

ASIC

ASIC: An application-specific integrated circuit (ASIC) is an integrated circuit designed for a particular use, rather than intended for general-purpose use. Processors, RAM, ROM, etc are examples of ASICs.

Fine-, medium-, and coarse-grained architectures




Switch: MOSFET

A MOSFET is a type of transistor is used as a switch.


Metal Oxide Silicon Field Effect Transistor.

Why MOSFETS?

- ❑ Easy to manufacture in volume.
- ❑ Easy to change its size.
- ❑ It is the basic building block of modern
- ❑ Electronics.



P-Type Substrate




CMOS

CMOS Complementary metal-oxide—semiconductor (CMOS) is a type of metal-oxide—semiconductor field-effect transistor (MOSFET) fabrication process that uses complementary and symmetrical pairs of P-type and n-type MOSFETs for logic functions.

<https://en.wikipedia.org/wiki/CMOS>

Low power compared to NMOS.



Standard-cell ASIC

Standard cell ASICs are designed using predefined, reusable logic cells (standard cells) and programmable interconnections. They offer a balance between design flexibility and performance, making them suitable for a wide range of applications, including both consumer and high-performance systems.

INV



IN	OUT
0	1
1	0

NAND






IN1	IN2	OUT
0	0	1
1	0	1
0	1	1
1	1	0

NOR



IN1	IN2	OUT
0	0	1
1	0	0
0	1	0
1	1	0



ASIC

Full Custom



Its a design methodology in which the layout of each individual transistor on the integrated circuit (IC), and the interconnections between them, are specified.

Provides high performance, utilizes minimum area, and less power therefore its is extremely labor-intensive to implement.


Fabricated in extremely high volumes, eg. microprocessors and a small number of application-specific integrated circuits (ASICs).

Structured





Structured ASICs offer a middle-ground between FPGAs and ASICs. **It provides predefined, fixed structures for logic, memory, and other elements, while allowing some limited customization through metal layers, interconnects, and other options.** They are partially customizable and provide a predefined, structured architecture that allows for faster time-to-market compared to full-custom ASICs while offering better performance and lower power consumption compared to FPGAs.



Power (Vdd) rail




Ground (GND) rail




FPGA


FPGA: A Field-Programmable Gate Array (FPGA) is a semiconductor device containing programmable logic components called "logic blocks", and programmable interconnects. Logic blocks can be programmed to perform the function of basic logic gates such as AND, and XOR, or more complex combinational functions such as decoders or mathematical functions.




Fine-, Medium-, and Coarse-Grained Architectures




FPGA Internal Diagram




Basic Logic Slice



SRAM based LUT






Xilinx Logic Cell



3 Input NOR Gate

A	B	C	Out
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

```
module nor3_gate (  
    input A,  
    input B,  
    input C,  
    output Y  
);  
  
    assign Y = ~(A | B | C);  
  
endmodule
```



A	B	C	Out
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0


```

module nor3_gate (
  input A,
  input B,
  input C,
  output Y
);


  assign Y = ~(A | B | C);

endmodule

```



Synthesis VLSI



Outline

- ASIC and FPGA
- **Open Source Process Development Kit (PDK)**
- Open Source Tools for Chip Development

What is in a PDK?

- **Process Design Rules**
DRC, LVS, PEX
- **Analog Design**
SPICE Models
Parametric Cells
- **Behavioral Models?**
Analog
Digital
- **Digital Design**
Standard Cells
Timing models
- **Other support IP**
Build spaces
Basic analog
IO Libraries
- **Extracted Data**
SPICE/RC/LEF

A library of all specifications of a process used to fabricate chip is called process design kit (PDK)

Process Design Kits (PDKs)

PDKs are a critical component in the development of Application-Specific Integrated Circuits (ASICs). **It provides the essential information and resources required to design and manufacture custom semiconductor devices.**

Liberty (LIB):

Standard Cells Electrical Models

Library Exchange Format (LEF):

Abstract Layout of cells and finished designs and technology information

Design Exchange Format (DEF):

Design Abstract Layout

Standard Parasitic Exchange Format (SPEF):

RC values of the design wires

Graphic Design System (GDS):

Final Layout (all details)

Used to print photo masks used in fabrication

OpenPDK Files

/opt/pdks/share/pdk/sky130B/libs.ref/sky130_osu_sc_12t_ls/gds

GDS (Graphic Design System):

Store the final detailed layout of an IC design, including all the mask layers and physical details. The files are used for photomask generation and for communicating the exact layout to the semiconductor **fabrication facility (foundry)**.

LEF (Library Exchange Format):

LEF files contain an abstract representation of cell layouts, technology information, and design rules. LEF files are used by physical design tools for floorplanning, placement, and routing of custom ICs. They provide information about standard cell libraries and manufacturing constraints.

LIB (Library):

LIB files typically contain information about standard cell libraries, including cell timing, power, and functionality models. These files are used by logic synthesis tools and other design tools to optimize and simulate IC designs.

MAG (Magic Layout Editor):

MAG files are associated with the Magic Layout Editor, which is a layout tool used for designing custom ICs. MAG files may contain IC layout information and can be used for viewing and editing layouts.

MAGLEF (Magic Layout Exchange Format):

MAGLEF for Magic Layout Editor to exchange layout information between different tools and environments. It can be used to export and import layout data.

SPICE (Simulation Program with Integrated Circuit Emphasis):


Contain circuit descriptions in the SPICE language, used for simulating the electrical behavior of ICs. Describe the components, interconnections, and electrical characteristics of the design for simulation.

TECHLEF (Technology LEF):

TECHLEF files are a specific type of LEF file that provides technology-specific information about the semiconductor process, including layer information, design rules, and materials used in the process.

Google Skywater PDK Standard Cell Library

sky130_fd_sc_hd	High Density + Low Leakage	163
sky130_fd_sc_hdll		111
sky130_fd_sc_hvl	High Voltage	56
sky130_fd_sc_hs	High Speed	150
sky130_fd_sc_ms	Medium Speed	150
sky130_fd_sc_ls	Low Speed	153
sky130_fd_sc_lp	Low Power	186





FOSS 130nm Production PDK
github.com/google/skywater-pdk

Visit OpenSource PDKs

<https://github.com/google/skywater-pdk>


Expect a large download! ~7GB at time of 2 Years before.

`SUBMODULE_VERSION=latest make submodules -j3 || make submodules -j1`



`make`

Outline










- ASIC and FPGA
- Open Source Process Development Kit (PDK)
- **Open Source Tools for Chip Development**



ENTITY test is
port a: in bit;
end ENTITY test;



DRC
LVS
ERC



Physical Design

- **Partitioning** breaks up a circuit into smaller subcircuits or modules, which can each be designed or analyzed individually.
- **Floorplanning** determines the shapes and arrangement of subcircuits or modules, as well as the locations of external ports and IP or macro blocks.
- **Power and ground routing** often intrinsic to floorplanning, distributes power (VDD) and ground (GND) nets throughout the chip.
- **Placement** finds the spatial locations of all cells within each block.
- **Clock network synthesis** determines the buffering, gating (e.g., for power management), and routing of the clock signal to meet prescribed skew and delay requirements.
- **Global Routing** allocates routing resources that are used for connections; example resources include routing tracks in global cells (gcells).
- **Detailed Routing** assigns routes to specific metal layers and routing tracks within the global routing resources.
- **Timing Closure Optimizes** circuit performance by specialized placement and routing techniques.

Physical Verification and PDKs

After physical design is completed, the layout is verified to ensure correct electrical and logical functionality.

- **Design rule checking (DRC)** verifies that the layout meets all technology-imposed constraints. DRC also verifies layer density for uniform chemical-mechanical polishing (CMP). **PDKs contain comprehensive data about the semiconductor process technology used in the foundry.**
- **Layout vs. schematic (LVS)** checking verifies the functionality of the design. To do this, the layout is used to derive (i.e., reverse engineer) a netlist, which is compared with the original netlist produced from logic synthesis or circuit design. **PDKs include information about the geometric representations of standard cells and layout elements.**
- **Parasitic extraction** derives electrical parameters of the layout elements from their geometric representations; the resulting accurate analog netlist is used to verify the electrical characteristics of the circuit. **PDKs provide data on the physical properties of the semiconductor process, including details on layers, materials, and device geometries.**
- **Antenna rule checking** seeks to prevent antenna effects, which may damage transistor gates during manufacturing plasma-etch steps through the accumulation of excess charge on metal wires that are not connected to PN junction nodes. **PDK provides rules and guidelines for preventing antenna effects, which occur due to the accumulation of charge on unconnected metal wires during plasma-etch manufacturing steps.**
- **Electrical Rule checking (ERC)** verifies the correctness of power and ground connections, and that signal transition times (slew), capacitive loads, and fanouts are appropriately bounded. **PDKs provide information about standard cell libraries, including power and ground connections, signal transition times (slew rates), capacitive loads, and fanout limits.**

Fabrication

The final DRC-/LVS-/ERC-clean layout, usually represented in the GDSII or OASIS Stream format, is sent for manufacturing at a dedicated silicon foundry (fab). The handoff of the design to the manufacturing process is called tapeout, even though data transmission from the design team to the silicon fab no longer relies on magnetic tape [5]. Generation of the data for manufacturing is sometimes referred to as streaming out, reflecting the use of the GDSII or OASIS Stream format.

Lab: View Klayout (GDS)

ASIC Vs FPGA

Speed

Cost

Size/Area

Time to Market

Power

Programming

Testing Verification

Packaging and Testing

After dicing, functional chips are typically packaged.

Packaging is configured early in the design process, and reflects the application along with cost and form factor requirements. Package types include dual in-line packages (DIPs), thin small-outline packages (TSOPs), and ball grid arrays (BGAs).

After a die is positioned in the package cavity, its pins are connected to the package's pins, e.g., with wire bonding or solder bumps (flip-chip). The package is then sealed.

RISCV System VLSI Problems

- RISC-V enables hardware innovation by smaller organizations
 - No architecture licensing fee, no limits on customizing ISA
 - Open source software ecosystem with compilers, OS...
- But creating commercially competitive accelerator is challenging
 - Leading edge semiconductor design is extremely expensive
 - Novel ideas take time to gain momentum and volume in market

Fabrication Processes

Economic Consideration

- Cost of Silicon Device
 - Recurring Cost
 - Non-recurring Cost

5nm Chip NRE 500M\$

- 50M devices => 10\$/device
- 100K => \$50000/device

Solution of Cost and Performance

- Multiple Chips on Substrate Multi-Project Wafer (MPW) (Open Chiplet Initiative)
- Chip/wafer Stacking (TSMC 3D Fabric) to increase performance

Outline


- ASIC and FPGA
- Open Source Process Development Kit (PDK)
- **Open Source Tools for Chip Development**

efabless

efabless' CloudV-based Design Environment

1. "Soft IP" from the catalog can be viewed in cloudV.
2. The cloudV tool can simulate verilog source and testbenches, and synthesize to a foundry process target digital library.
3. Synthesized netlists can be exported to the efabless Open Galaxy platform.

Source: Efabless 7th RISC-V Workshop



efabless' Open Galaxy Design Environment

1. Hard IP" from the IP catalog can be viewed in Open Galaxy as an imported project or can be used in a new or existing project.
2. Verification through mixed-signal cosimulation
3. Synthesized netlists from cloudV can be imported as a project and taken through backend synthesis to a completed layout.
4. backend synthesis
5. Designs can be verified through DRC, LVS, STA, and mixed-mode simulation.
6. Custom ASIC layout with foundry memory and I/O pads

The screenshot displays the Open Galaxy Design Environment interface, which includes several key components:


- Projects Panel:** Lists available projects such as `my_astd_ip`, `my_astd_ip2`, `my_astd_ip3`, `my_astd_ip4`, `my_astd_ip5`, `my_astd_ip6`, `my_astd_ip7`, `my_astd_ip8`, `my_astd_ip9`, `my_astd_ip10`, `my_astd_ip11`, `my_astd_ip12`, `my_astd_ip13`, `my_astd_ip14`, `my_astd_ip15`, `my_astd_ip16`, `my_astd_ip17`, `my_astd_ip18`, `my_astd_ip19`, `my_astd_ip20`, `my_astd_ip21`, `my_astd_ip22`, `my_astd_ip23`, `my_astd_ip24`, `my_astd_ip25`, `my_astd_ip26`, `my_astd_ip27`, `my_astd_ip28`, `my_astd_ip29`, `my_astd_ip30`, `my_astd_ip31`, `my_astd_ip32`, `my_astd_ip33`, `my_astd_ip34`, `my_astd_ip35`, `my_astd_ip36`, `my_astd_ip37`, `my_astd_ip38`, `my_astd_ip39`, `my_astd_ip40`, `my_astd_ip41`, `my_astd_ip42`, `my_astd_ip43`, `my_astd_ip44`, `my_astd_ip45`, `my_astd_ip46`, `my_astd_ip47`, `my_astd_ip48`, `my_astd_ip49`, `my_astd_ip50`, `my_astd_ip51`, `my_astd_ip52`, `my_astd_ip53`, `my_astd_ip54`, `my_astd_ip55`, `my_astd_ip56`, `my_astd_ip57`, `my_astd_ip58`, `my_astd_ip59`, `my_astd_ip60`, `my_astd_ip61`, `my_astd_ip62`, `my_astd_ip63`, `my_astd_ip64`, `my_astd_ip65`, `my_astd_ip66`, `my_astd_ip67`, `my_astd_ip68`, `my_astd_ip69`, `my_astd_ip70`, `my_astd_ip71`, `my_astd_ip72`, `my_astd_ip73`, `my_astd_ip74`, `my_astd_ip75`, `my_astd_ip76`, `my_astd_ip77`, `my_astd_ip78`, `my_astd_ip79`, `my_astd_ip80`, `my_astd_ip81`, `my_astd_ip82`, `my_astd_ip83`, `my_astd_ip84`, `my_astd_ip85`, `my_astd_ip86`, `my_astd_ip87`, `my_astd_ip88`, `my_astd_ip89`, `my_astd_ip90`, `my_astd_ip91`, `my_astd_ip92`, `my_astd_ip93`, `my_astd_ip94`, `my_astd_ip95`, `my_astd_ip96`, `my_astd_ip97`, `my_astd_ip98`, `my_astd_ip99`, `my_astd_ip100`.
- Tools Panel:** Includes buttons for `Create`, `Copy`, `Paste`, `Run LVS`, `Characterize`, `Synthesize`, `Pad Frame`, `Edit Schematic`, `Edit Layout`, `Run LVS`, `Characterize`, `Synthesize`, `Pad Frame`.
- Verification through mixed-signal cosimulation:** Indicated by a red arrow pointing to the `Run LVS` button.
- Backend synthesis:** Indicated by a red arrow pointing to the `Synthesize` button.
- Custom ASIC layout with foundry memory and I/O pads (abstracted):** Indicated by a red arrow pointing to the `Pad Frame` button.
- Includes synthesis backend, layout, mixed-signal functional characterization, DRC, and LVS:** A text box at the bottom right of the interface.

FOS VLSI Design Suits

Tool	Supported Design Approach	Supported Languages	Features	Supported Nanometer Technology	Output Support for ASIC Foundry	Supported Foundry
Qflow	RTL, Gate-Level	Verilog, VHDL	Complete ASIC design flow	180nm, 130nm, 90nm, 65nm	GDS, LEF, DEF, Verilog, VHDL	Various, including MPW services
OpenROAD	RTL, Gate-Level	Verilog	Open-source digital ASIC design flow	180nm, 130nm, 90nm, 65nm	GDS, LEF, DEF, Verilog, VHDL	SkyWater Technology Foundry, etc.
OpenLANE	RTL, Gate-Level	Verilog	Open-source Digital ASIC flow including P&R	180nm, 130nm, 90nm, 65nm	GDS, LEF, DEF, Verilog, VHDL	SkyWater Technology Foundry, etc.



The OpenLane Flow



Qflow ASIC Design Tool

