



Center of Excellence: Supercomputing for AI & Big-Data

Art of Parallel Programming: Think Parallel

by: Tassadaq Hussain

Director Centre for AI and BigData

Professor Electrical Engiennering Department

Namal University Mianwali

Collaborations:

Barcelona Supercomputing Center, Spain

European Network on High Performance and Embedded Architecture and Compilation

Pakistan Supercomputing Center

Why Parallel Computing

- Traditionally, parallel computing has been considered to be "the high end of computing" and has been motivated by numerical simulations of complex systems and "Grand Challenge Problems" such as:
 - weather and climate
 - chemical and nuclear reactions
 - biological, human genome
 - geological, seismic activity
 - mechanical devices - from prosthetics to spacecraft
 - electronic circuits
 - manufacturing processes


The future

- During the past 10 years, the trends indicated by ever faster networks, distributed systems, and multi-processor computer architectures (even at the desktop level) clearly show that ***parallelism is the future of computing.***
- It will be multi-forms, mixing general purpose solutions (PC) and very speciliazed solutions as IBM Cells, ClearSpeed, GPGPU from Nvidia etc.


Applications in Pakistan

- **Representative application domains requiring more than a Desktop PC Performance**


Biomedical
[Alpha Genomic]




Control and
Simulation
[CUST]




Aerodynamics
[Risalpur College]




Mechanical Systems
Modeling and
Simulation
[HITech]




Brain Computer
Interface
[Riphah NewZeland
College of
Chiropractic]



Earth Sciences
(QAU)



Parallel MRI
[NCP]




Artificial Intelligence



Existing Solutions

- Supercomputer
- Server based computing
 - Shared Memory
 - Distributed Shared Memory
 - Centralized
 - Simulation Software Programs



HP ProLiant Server


So Whats Wrong with the existing solutions

- Based on **conventional micro-processor** architecture (Homogeneous) => **Weak Compute Capability**
- Sequential Programming Models => **no support for AI Applications**
- Performance depends upon Software Development Tools => **not scalable.**
- **Not supporting Artificial Intelligence Frameworks**


Applications Problems

- Compute Bound
- Memory Bound
- I/O, Network Bound
- Complex and Irregular


Computer System Architecture



a




b




c

System Level Delays



(a) Multi-core system



(b) Delays introduced

Performance Requirement

- **FLOPS Floating Point Operation Per Second**
 - Number of computation per second
- **FLOPS/Byte**
 - Operation on input data
- **FLOPS/watt**

Parallel Computing: The Computational Problem

- The computational problem usually demonstrates characteristics such as the ability to be:
 - Broken apart into discrete pieces of work that can be solved simultaneously;
 - Execute multiple program instructions at any moment in time;
 - Solved in less time with multiple compute resources than with a single compute resource.
 - Amdahl's Law
 - $\text{Speedup} = 1 / [(1 - P) + (P / N)]$

Speedup

Assume an algorithm that parallelized 80% by sorting task ($P = 0.8$) using $N=4$ number of processors.

- $\text{Speedup} = 1 / [(1 - P) + (P / N)]$
- $\text{Speedup} = 1 / [(1 - .8) + (.8 / 4)]$
- $\text{Speedup} = 1 / [(.2) + (.2)]$
- $\text{Speedup} = 1 / [.4]$
- $\text{Speedup} = 2.5$

What if it improves 100, $P=1$

Key Considerations for Application Development

- I/O Architecture
- Data Architecture
- Hardware Architecture
- Software Architecture








Basic types of memory access patterns

● Regular access

- Fixed stride
- Predictable
- Parallel

● Irregular access


- Variable strides
- Known
 - » Predictable at compile-time
- Unknown
 - » Independent
 - » Dependent

Kernel	Description	Access Pattern
Rad_Con	Radian Converter converts degree into radian	Load/Store 
Thresh	Thresholding is an application of image segmentation, which takes streaming 8-bit pixel data and generates binary output.	
FIR	Finite Impulse Response calculates the weighted sum of the current and past inputs.	
FFT	Fast Fourier Transform is used for transferring a time-domain signal into corresponding frequency-domain signal.	Streaming  1D Block 
Mat_Mul	Matrix Multiplication takes pair of tiled data and produce Output tile. Output= Row[Vector] × Column[Vector] $X=Y \times Z$	Column & Vector Access 
Smith_W	Smith-Waterman determines the optimal local alignments between nucleotide or protein sequences.	Diagonal Access 
Lapl	Laplacian kernel applies discrete convolution filter that can approximate the second order derivatives.	2D Tiled 
3D-Sten	3D-Stencil algorithm averages nearest neighbor points (size 8x9x8) in 3D.	3D Stencil 

Basic types of memory access units

● Load/store access

- Conventional
- Arbitrary access patterns
- Fine granularity access
- Low throughput




Matrix

```
for ( inc=start_value; inc=end_value; inc++)  
{  
    //Addresses Management by Microprocessor  
    local_buffer[inc]=mem_buffer[inc+offset];  
}
```

● DMA

- Streaming access
- Programmed with function call
- High latency
- High throughput



Matrix

```
Read_DMA(source,destination,stream);  
Write_DMA(source,destination,stream);
```

Key Considerations for Application Development

- I/O Architecture
- **Data Architecture**
- Hardware Architecture
- Software Architecture


Data at rest



Terabytes to zettabytes
of data to process

Volume


Data in many forms



Structured,
unstructured, and semi-
structured

Variety


Data in motion



Streaming data,
microseconds to seconds
to respond

Velocity


Data in doubt



Uncertainty due to data
inconsistency, ambiguities,
deception, and model
approximations


Veracity

Types: Memory Storage




Memory Wall

Bandwidth wall with increase in the number of cores [2]



Focus to improve processor/memory performance

- Multi-core system
 - RISC
 - Vector & hardware accelerator cores
- Access Pattern-based Data Architecture
 - Irregular/complex access patterns



Key Considerations for Application Development

- I/O Architecture
- Data Architecture
- **Hardware Architecture**
- Software Architecture

Processors for Supercomputers

Microprocessor development directions:

- Increasing of clock frequency and speed instruction stream processing
- Processing of large collection of data in single processor instruction - SIMD
- Control path multiplication – multi threading

•RISC processors

- MIPS
- IBM Power4

•Pipeline Processor

•AlphaVector processors

- NEC SX-6
- Cray (Cray X1)

•CISC processors

- IA32
- AMD x86-64

•VLIW processors

- IA64

•Multi-core Processor


•GPU

•FPGA


- SRAM Based

Parallel Computing: Resources

- The compute resources can include:
 - A single computer with multiple processors;
 - A single computer with (multiple) processor(s) and some specialized computer resources (GPU, FPGA ...)
 - An arbitrary number of computers connected by a network;
 - A combination of both.




Terabit network connected system



192 Core : single-precision cores
 64 DP Unit : double -precision cores
 32 LD/ST : load/store units
 32 SFU : Special Function Units

Multi-Node based Architecture



Key Considerations for Application Development

- I/O Architecture
- Data Architecture
- Hardware Architecture
- **Software Architecture**

Types Parallel Processing?

Instruction Level Parallelism

- Pipelining and Superscalar Execution

Data Level Parallelism

- Vector Instruction or Specilizaed Accelerator

Thread Level Parallelism


- Execute multiple function on different cores

Task Level Parallelism

- Breaking multiple tasks (Memory, Input Output etc) into subtasks and execute using TLP


Parallel Programming ?

- Traditionally, software has been written for **serial** computation:
 - To be run on a single computer having a single Central Processing Unit (CPU);
 - A problem is broken into a discrete series of instructions.
 - Instructions are executed one after another.
 - Only one instruction may execute at any moment in time.



Parallel Computing

- In the simplest sense, **parallel computing** is the simultaneous use of multiple compute resources to solve a computational problem.
 - To be run using multiple CPUs
 - A problem is broken into discrete parts that can be solved concurrently
 - Each part is further broken down to a series of instructions
- Instructions from each part execute simultaneously on different CPUs



Writing Parallel Application

A=10;

B=20;

C=A+B;

D=A*B;

E=C*A;

F=C*B;

G=D*A;


H=D*B;

I=E*F;

J=G*H;

Z=I*J;

Development and Application of Supercomputing



Program Execution Model:

Process

Memory Management

Concurrency and Synchronization


Inter-Process Communication (IPC)

Processing

Process: Start by understanding that a program's execution begins as a process, which represents an instance of the program running on the operating system.

Thread: Threads allow concurrent execution of tasks within the same process.

Task: Define specific functions of work or tasks within the program that can be executed independently to leverage parallelism effectively.



Memory Management

Memory Management:

Heap: Utilize the heap for dynamically allocating memory required by data structures or objects that are shared among threads or tasks.

Stack: Each thread has its own stack for managing local variables, function call information, and return addresses.

Concurrency and Synchronization

Scheduler: Understand how the scheduler manages the execution of threads or tasks on the CPU, considering factors such as priority and time slicing.


Synchronization: Implement synchronization mechanisms (e.g., mutexes, semaphores) to coordinate access to shared resources and ensure data integrity in concurrent execution.

Inter-Process Communication (IPC):


IPC mechanisms (e.g., pipes, shared memory, message queues) for communication and data exchange between processes or threads.




Considerations for Parallel Programs

- Understand the Problem and the Program
 - Data Dependencies
 - Partitioning (Operations)
 - Communications (Distribution)
 - Synchronization (
 - Load Balancing
 - Granularity (Bit, Task, Thread)
 - Limits and Costs of Parallel Programming
- Automatic vs. Manual Parallelization
- Performance Analysis and Tuning




Development and Application of Supercomputing





Performance Analysis And Tuning



Example

Improve Phase Unwrapping Algorithm

Scientific Pseudocode


Mathematical Pseudocode

Control Data Flow Graph

Coding

Execution

Understanding Problem: IPUM




```

1 Begin
2 Input:  $P_{in}$ 
3 Constant: FIR[coeffs]
4 T1: For j  $\leftarrow$  0: i-1
5    $P[j] \leftarrow P_{in}$ 
6 End T1
7  $P_{max}, P_{min} \leftarrow 0$ 
8 T2: For j  $\leftarrow$  0: i-1
9   If  $P[j] > P_{max}$ 
10      $P_{max} \leftarrow P[j]$ 
11   Else If  $P[j] < P_{min}$ 
12      $P_{min} \leftarrow P[j]$ 
13   End If
14 End T2
15 T3: For j  $\leftarrow$  0: i-1
16    $P_{norm}[j] \leftarrow 2 * \frac{(P[j]-P_{min})}{(P_{max}-P_{min})} - 1$ 
17 End T3
18 T4: For j  $\leftarrow$  0: i-1
19    $\phi_{Fmod\pi}[j] \leftarrow \arccos(P_{norm}[j])$ 
20 End T4
21 T5: For j  $\leftarrow$  1: i-1
22    $P_{diff}[j] \leftarrow P_{norm}[j] - P_{norm}[j-1]$ 
23 End T5
24 Constant:  $th_{pos} \leftarrow A$ ,  $th_{neg} \leftarrow B$ 
25 Int K=0;
26 T6: For j  $\leftarrow$  0: i-1
27   IF  $P_{diff}[j] < th_{neg}$ 
28     Fringe_val[k]  $\leftarrow$  -1
29     Fringe_loc[k]  $\leftarrow$  j
30     k  $\leftarrow$  k+1
31   ELSE IF  $P_{diff}[j] > th_{pos}$ 
32     Fringe_val[k]  $\leftarrow$  1
33     Fringe_loc[k]  $\leftarrow$  j
34     k  $\leftarrow$  k+1
35   End If
36 End T6
37 Constant: band  $\leftarrow$  C,
38 T7: For j  $\leftarrow$  0: k
39   Fringe_amp[j]  $\leftarrow$  0;
40   T7-1: For m  $\leftarrow$  Fringe_loc[j]-band : Fringe_loc[j] + band
41     IF  $P[m] > Fringe\_amp[j]$ 
42       Fringe_amp[j]  $\leftarrow$  P[m]
43       Peak_loc[j]  $\leftarrow$  m
44     End If
45   End T7-1
46   Fringe_amp[j] = 1;
47   T7-2: For m  $\leftarrow$  Fringe_loc[j]-band : Fringe_loc[j] + band
48     IF  $P[m] < Fringe\_amp[j]$ 
49       Fringe_amp[j]  $\leftarrow$  P[m]
50       Valley_loc[j]  $\leftarrow$  m
51     End If
52   End T7-2
53 End T7
54 T8: For j  $\leftarrow$  0: k
55   IF Fringe_val[j]  $\leftarrow$  -1
56     T8-1: For m  $\leftarrow$  Valley_loc[j] : Peak_loc[j]
57        $\phi_{Fmod\pi}[m] \leftarrow \arccos(-1 * P[m])$ 
58     End T8-1

```


```

59   Else IF Fringe_val[j]  $\leftarrow$  1
60     T8-2: For m  $\leftarrow$  Peak_loc[j] : Valley_loc[j]
61        $\phi_{Fmod\pi}[m] \leftarrow \arccos(-1 * P[m])$ 
62     End T8-2
63   End IF
64 End T8
65  $P_{staircase}[0] \leftarrow 0$ 
66 T9: For j  $\leftarrow$  1: i-1
67   IF  $(\phi_{Fmod\pi}[j] - \phi_{Fmod\pi}[j-1]) > \pi/2$ 
68      $P_{staircase}[j] \leftarrow P_{staircase}[j-1] - \pi$ 
69   Else IF  $(\phi_{Fmod\pi}[j] - \phi_{Fmod\pi}[j-1]) < -\pi/2$ 
70      $P_{staircase}[j] \leftarrow P_{staircase}[j-1] + \pi$ 
71   Else
72      $P_{staircase}[j] \leftarrow P_{staircase}[j-1]$ 
73   End IF
74 End T9
75 T10: For j  $\leftarrow$  1: i-1
76    $\hat{\Phi}_F[j] \leftarrow P_{staircase}[j] + \phi_{Fmod\pi}[j]$ 
77 End T10
78  $C\_val \leftarrow C_{start}$ ,  $\alpha\_val \leftarrow \alpha_{start}$ 
79 T11: Loop  $C_{ind} \leftarrow$  0: i1-1
80   T11-1: Loop  $\alpha_{ind} \leftarrow$  0: i2-1
81     T11-1-1: Loop j  $\leftarrow$  0: i-1
82        $\hat{\Phi}_0[j][C_{ind}][\alpha_{ind}] \leftarrow \hat{\Phi}_F[j] + C_{val} * \sin(\hat{\Phi}_F[j] + \arctan(\alpha_{val}))$ 
83     End T11-1-1
84     T11-1-2: Loop j  $\leftarrow$  1: i-1
85        $\hat{\Phi}_{0\_diff}[j] \leftarrow \hat{\Phi}_0[j][C_{ind}][\alpha_{ind}] - \hat{\Phi}_0[j-1][C_{ind}][\alpha_{ind}]$ 
86     End T11-1-2
87      $J[C_{ind}][\alpha_{ind}] \leftarrow 0$ 
88     T11-1-3: Loop j  $\leftarrow$  0: i-1
89       IF j < i - coeffs+1 % filtering
90         Accum = 0;
91         T11-1-3-1: For f  $\leftarrow$  0: coeffs
92           Accum = Accum + FIR[f] *  $\hat{\Phi}_{0\_diff}[j + f]$ 
93         End T11-1-3-1
94          $\hat{\Phi}_{0\_diff}[j] \leftarrow$  Accum
95       Else
96          $\hat{\Phi}_{0\_diff}[j] \leftarrow 0$ 
97       End IF
98        $J[C_{ind}][\alpha_{ind}] \leftarrow J[C_{ind}][\alpha_{ind}] + rms\{\hat{\Phi}_{0\_diff}[j]\}$ 
99     End T11-1-3
100      $\alpha\_val \leftarrow \alpha\_val + \alpha_{step}$ 
101   End T11-1
102    $C\_val \leftarrow C\_val + C_{step}$ 
103 End T11
104  $J_{min} \leftarrow P_{max}$ ,  $C_{opt} \leftarrow 0$ ,  $\alpha_{opt} \leftarrow 0$ 
105 T12: Loop  $C_{ind} \leftarrow$  0: i1-1
106   T12-1: Loop2  $\alpha_{ind} \leftarrow$  0: i2-1
107     IF  $J[C_{ind}][\alpha_{ind}] < J_{min}$ 
108        $J_{min} \leftarrow J[C_{ind}][\alpha_{ind}]$ 
109        $C_{opt} \leftarrow C_{ind} * C_{step}$ ,  $\alpha_{opt} \leftarrow \alpha_{ind} * \alpha_{step}$ 
110     End IF
111   End T12-1
112 End T12
113 T13: For j  $\leftarrow$  0: i-1
114   Output:  $D[j] = \frac{\lambda_0}{4\pi} * \hat{\Phi}_0[j][C_{opt}][\alpha_{opt}]$ 
115 End T13
END


```

1	Begin	48	End T2-4
2	Input: P_{in}	49	End IF
3	Constant: FIR[coeffs]	50	$K \leftarrow k+1$
4	$P_{max}, P_{min} \leftarrow 0$	51	IF ($\phi_{Fmod\pi}[j] - \phi_{Fmod\pi}[j-1] > \pi/2$)
5	T1: For $j \leftarrow 0$: $i-1$	52	$P_{staircase}[j] \leftarrow P_{staircase}[j-1] - \pi$
6	$P[j] \leftarrow P_{in}$	53	Else IF ($\phi_{Fmod\pi}[j] - \phi_{Fmod\pi}[j-1] < -\pi/2$)
7	If $P[j] > P_{max}$	54	$P_{staircase}[j] \leftarrow P_{staircase}[j-1] + \pi$
8	$P_{max} \leftarrow P[j]$	55	Else
9	Else If $P[j] < P_{min}$	56	$P_{staircase}[j] \leftarrow P_{staircase}[j-1]$
10	$P_{min} \leftarrow P[j]$	57	End IF
11	End If	58	$P_{stair}[j] \leftarrow 2\pi * Fringes[j] + P_{stair}[j-1]$
12	End T1	59	$\hat{\Phi}_F[j] \leftarrow P_{stair}[j] + \phi_{Fmod\pi}[j]$
13	Constant $th_{pos} \leftarrow A$, $th_{neg} \leftarrow B$, $band \leftarrow C$	60	End If
14	Int $k=0$, $P_{staircase}[0] \leftarrow 0$	61	End T2
15	T2: For $j \leftarrow 0$: $i-1$	62	$C_val \leftarrow C_{start}$, $\alpha_val \leftarrow \alpha_{start}$, $J_{mii} \leftarrow P_{max}$, $C_{opt} \leftarrow 0$, $\alpha_{opt} \leftarrow 0$
16	$P_{norm}[j] \leftarrow 2 * \left[\frac{(P[n]-P_{min})}{P_{max}-P_{min}} \right] - 1$	63	T3: Loop $C_{ind} \leftarrow 0$: $i1-1$
17	$\phi_{Fmod\pi}[j] \leftarrow \arccos(P_{norm}[j])$	64	T3-1: Loop $\alpha_{ind} \leftarrow 0$: $i2-1$
18	If $n > 0$ then	65	$J[C_{ind}][\alpha_{ind}] \leftarrow 0$
19	$P_{diff}[j] \leftarrow P_{norm}[j] - P_{norm}[j-1]$	66	T3-1-1: Loop $j \leftarrow 0$: $i-1$
20	IF $P_{diff}[j] < th_{neg}$	67	$\hat{\Phi}_0[j][C_{ind}][\alpha_{ind}] \leftarrow \hat{\Phi}_F[j] + C_val * \sin(\hat{\Phi}_F[j] + \arctan(\alpha_val))$
21	$Fringe_val[k] \leftarrow -1$	68	If $n > 0$ then
22	$Fringe_loc[k] \leftarrow j$	69	$\hat{\Phi}_{0_diff}[j] \leftarrow \hat{\Phi}_0[j][C_{ind}][\alpha_{ind}] - \hat{\Phi}_0[j-1][C_{ind}][\alpha_{ind}]$
23	Else IF $P_{diff}[j] > th_{pos}$	70	IF $j < i - coeffs+1$ % filtering
24	$Fringe_val[k] \leftarrow 1$	71	Accum = 0;
25	$Fringe_loc[k] \leftarrow j$	72	T3-1-1-1: For $f \leftarrow 0$: coeffs
26	End If	73	Accum = Accum + FIR[f] * $\hat{\Phi}_{0_diff}[j+f]$
27	$Fringe_amp[k] \leftarrow 0$;	74	End LT3-1-1-1
28	T2-1: For $m \leftarrow Fringe_loc[k]-band:Fringe_loc[k] + band$	75	$\hat{\Phi}_{0_diff}[j] \leftarrow Accum$
29	IF $P[m] > Fringe_amp[k]$	76	Else
30	$Fringe_amp[k] \leftarrow P[m]$	77	$\hat{\Phi}_{0_diff}[j] \leftarrow 0$
31	$Peak_loc[k] \leftarrow m$	78	End IF
32	End If	79	$J[C_{ind}][\alpha_{ind}] \leftarrow J[C_{ind}][\alpha_{ind}] + rms\{\hat{\Phi}_{0_diff}[j]\}$
33	End T2-1	80	End If
34	$Fringe_amp[k] = 1$;	81	End T3-1-1
35	T2-2: For $m \leftarrow Fringe_loc[k]-band:Fringe_loc[k] + band$	82	IF $J[C_{ind}][\alpha_{ind}] < J_{min}$ then
36	IF $P[m] < Fringe_amp[k]$	83	$J_{min} \leftarrow J[C_{ind}][\alpha_{ind}]$
37	$Fringe_amp[k] \leftarrow P[m]$	84	$C_{opt} \leftarrow C_{ind} * C_{step}$, $\alpha_{opt} \leftarrow \alpha_{ind} * \alpha_{step}$
38	$Valley_loc[k] \leftarrow m$	85	End IF
39	End If	86	$\alpha_val \leftarrow \alpha_val + \alpha_{step}$
40	End T2-2	87	End T3-1
41	IF $Fringe_val[k] \leftarrow -1$	88	$C_val \leftarrow C_val + C_{step}$
42	T2-3: For $m \leftarrow Valley_loc[j] : Peak_loc[j]$	89	End T3
43	$\phi_{Fmod\pi}[m] \leftarrow \arccos(-1 * P[m])$	90	T4: For $j \leftarrow 0$: $i-1$
44	End T2-3	91	Output: $D[j] = \frac{\lambda_0}{4\pi} * \hat{\Phi}_0[j][C_{opt}][\alpha_{opt}]$
45	Else IF $Fringe_val[k] \leftarrow 1$	92	End T4
46	T2-4: For $m \leftarrow Peak_loc[j] : Valley_loc[j]$	93	END
47	$\phi_{Fmod\pi}[m] \leftarrow \arccos(-1 * P[m])$		

Control Data Flow Graph



Performance Results: BSC PowerCTE



PARALLEL-HYBRID IPUM ALGORITHM SCALABILITY: EXECUTION TIME
AGAINST DIFFERENT NUMBER OF DISTRIBUTED NODES FOR $v_t(t) =$
 100×10^{-3} meter/sec, INPUT SAMPLES = 4×10^6

Nodes	1	2	4	8	16	32
Execution Time (Sec)	22.1	11.9	6.38	3.21	1.66	0.98

Reverse Time Migration Kernel


- ➔ Sequential application program and converts into parallel program.
- ➔ Understand Algorithm/Application data access, data structure, data dependencies and CFG.

$$\begin{aligned} & \text{for } (y = \text{stencil}; y < NY - \text{stencil}; y++) \\ & \quad \text{for } (x = \text{stencil}; x < NX - \text{stencil}; x++) \\ & \quad \quad \text{for } (z = \text{stencil}; z < NZ - \text{stencil}; z++) \\ & \quad P_3(x, y, z) = \sum_l^s w_l^1 [P_2(x-l, y, z) + P_2(x+l, y, z)] \\ & \quad \quad + \sum_l^s w_l^2 [P_2(x, y-l, z) + P_2(x, y+l, z)] \\ & \quad \quad + \sum_l^s w_l^3 [P_2(x, y, z-l) + P_2(x, y, z+l)] + c^\circ P_2(x, y, z) \\ & \quad \quad + (V(x, y, z) \times dt)^2 + (2 \times P_2(x, y, z)) - P_1(x, y, z) \end{aligned}$$

Mathematical Model

RTM

- ➔ Sequential application program and converts into parallel program.
- ➔ Understand Algorithm/Application data access, data structure, data dependencies and CFG.



RTM

- ➔ Sequential application program and converts into parallel program.
- ➔ Understand Algorithm/Application data access, data structure, data dependencies and CFG.


```
#define MX 64
#define MY 64
#define MZ 64
for ( k = Stencil ; k < MY - Stencil ; k++ )
for ( j = Stencil ; j < MZ - Stencil ; j++ )
for ( i = Stencil ; i < MX - Stencil ; i++ )
{
    iter = k*(MX*MZ) + (j*MX) + i;
    tmp =
    Y1*(P2_linear[i+j*iter_j+(k-1)*iter_k] + P2_linear[i+j*iter_j+(k+1)*iter_k]) +
    Y2*(P2_linear[i+j*iter_j+(k-2)*iter_k] + P2_linear[i+j*iter_j+(k+2)*iter_k]) +
    Y3*(P2_linear[i+j*iter_j+(k-3)*iter_k] + P2_linear[i+j*iter_j+(k+3)*iter_k]) +
    Y4*(P2_linear[i+j*iter_j+(k-4)*iter_k] + P2_linear[i+j*iter_j+(k+4)*iter_k]) +
    c00 * P2_linear[iter] +
    X4*(P2_linear[i+(j-4)*iter_j+k*iter_k] + P2_linear[i+(j+4)*iter_j+k*iter_k]) +
    X3*(P2_linear[i+(j-3)*iter_j+k*iter_k] + P2_linear[i+(j+3)*iter_j+k*iter_k]) +
    X2*(P2_linear[i+(j-2)*iter_j+k*iter_k] + P2_linear[i+(j+2)*iter_j+k*iter_k]) +
    X1*(P2_linear[i+(j-1)*iter_j+k*iter_k] + P2_linear[i+(j+1)*iter_j+k*iter_k]) +
    Z4*(P2_linear[(i-4)+j*iter_j+k*iter_k] + P2_linear[(i+4)+j*iter_j+k*iter_k]) +
    Z3*(P2_linear[(i-3)+j*iter_j+k*iter_k] + P2_linear[(i+3)+j*iter_j+k*iter_k]) +
    Z2*(P2_linear[(i-2)+j*iter_j+k*iter_k] + P2_linear[(i+2)+j*iter_j+k*iter_k]) +
    Z1*(P2_linear[(i-1)+j*iter_j+k*iter_k] + P2_linear[(i+1)+j*iter_j+k*iter_k]) ;
    P3_linear[iter] = tmp ;
}
```

C/C++ Program

Programing Example: 3D-Stencil

```
// Stencil Structure
#define Sten_size 4
// 128x128x128 Main Memory Data Set
#define WIDTH 128
#define HEIGHT 128
#define BANK 128
main () {
int X,Y,Z;
X = HEIGHT;
Y = WIDTH*HEIGHT;
Z = 0;
float Sten[WIDTH*HEIGHT*BANK];
for ( k = Stencil_size ; k < BANK - Sten_size ; k++ )
  for ( j = Stencil_size ; j < HEIGHT - Sten_size ; j++ )
    for ( i = Stencil_size ; i < WIDTH - Sten_size ; i++ )
    {
      Z = k*(WIDTH*HEIGHT) + (j*WIDTH) + i;
      Sten[i+j*X+(k-1)*Y] + Sten[i+j*X+(k+1)*Y] +
      Sten[i+j*X+(k-2)*Y] + Sten[i+j*X+(k+2)*Y] +
      Sten[i+j*X+(k-3)*Y] + Sten[i+j*X+(k+3)*Y] +
      Sten[i+j*X+(k-4)*Y] + Sten[i+j*X+(k+4)*Y] +
      Sten[Z] +
      Sten[i+(j-4)*X+k*Y] + Sten[i+(j+4)*X+k*Y] +
      Sten[i+(j-3)*X+k*Y] + Sten[i+(j+3)*X+k*Y] +
      Sten[i+(j-2)*X+k*Y] + Sten[i+(j+2)*X+k*Y] +
      Sten[i+(j-1)*X+k*Y] + Sten[i+(j+1)*X+k*Y] +
      Sten[(i-4)+j*X+k*Y] + Sten[(i+4)+j*X+k*Y] +
      Sten[(i-3)+j*X+k*Y] + Sten[(i+3)+j*X+k*Y] +
      Sten[(i-2)+j*X+k*Y] + Sten[(i+2)+j*X+k*Y] +
      Sten[(i-1)+j*X+k*Y] + Sten[(i+1)+j*X+k*Y];
    }
}
```

Conventional 3D stencil access



```
#define stencil_size 4
#define PRIORITY1 1
#define PRIORITY2 2
// Main Program
PMC_SCRATCHPAD STENCIL;
PMC_SCRATCHPAD SSM_3D;
MAIN_MEMORY DATASET_3D;
// Part I : Local SSM
// Single Stencil Buffer
STENCIL.ADDRESS=0X10000000;
STENCIL.WIDTH=9;
STENCIL.HEIGHT=3;
STENCIL.BANK=1;
// 3D 32x32x32 SSM
SSM_3D.ADDRESS=0X11000000;
SSM_3D.WIDTH=32;
SSM_3D.HEIGHT=32;
SSM_3D.BANK=32;
// Part II : Main Memory
// 3D-Data set
DATASET_3D.ADDRESS=0X00100000;
DATASET_3D.WIDTH=128;
DATASET_3D.HEIGHT=128;
DATASET_3D.BANK=128;
//PART III : DATA TRANSFER


3D_STENCIL (STENCIL, DATASET_3D, PRIORITY1);

3D_STENCIL_VECTOR (SSM_3D, DATASET_3D, PRIORITY2);
```

PMC 3D stencil access

3D Memory Architecture

- Noncontiguous data access to contiguous format
- Plane size = $N_x * N_z$
- Number of parallel ports = $N_y * 2$





Center of Excellence: Supercomputing for AI & Big-Data

Art of Parallel Programming: Think Parallel

by: Tassadaq Hussain

Director Centre for AI and BigData

Professor Electrical Engiennering Department

Namal University Mianwali

Collaborations:

Barcelona Supercomputing Center, Spain

European Network on High Performance and Embedded Architecture and Compilation

Pakistan Supercomputing Center