

Little Endien:

Finite State Machines State changes depending on prev. state + inputs Moore: - Output depends on current state. _ more number of states - synchronou output & stoke generation - output placed on states Mealy: - Output depends on current state and input - les stoles - output placed on transitions new state, bit O depends on ald state Designing a FSM NS[O] = IM · CS[1] + IN. 7. Idelify inputs & outputs 2. Skeetch State Transition diagram depends on current 3 Write state frankian Routput foble 0[0] = (5[1] + (5[4] 4. write booleon equations for new state Area of FSM - #FF = # bits for state X2 - fflogic Gates = count next state/adopt logic

State Encodings

(00,01,10,11) (100, 110,711) (007,010,100) (09/2 (#stotes) bits needed #states bit needed reduces output logic reduce # FF to hold reducer next state logic

Correctness of FSM

- reset line - no comorbed travillians - not multiple transition -initial state for some input - no mix of Moore/Mealy -no-mining transitions

Mirs

R-Type: Regular Type, +wo source/one destination regular

1-Type: Immediate Type, one source/one defind ion regular + imm. Value

9-Type: Jump Type, operand + address (+ Branch)

Reserved sound-register \$50-157 retun address ira stock pointer. Isp Stock above painter

Non-Reserved temporar register \$10 - 119 coment register \$40 - 103

return volue register \$100-111 stock below the stock painter

Mop gramally Reserved occepted with 76-bit

J. Stack Pyricaic Poli Heop 1

Jop=0x7008000 bC=0x00400000

alobal Dato text

Reserved

, alobal variables, defined before stodue of program

>2(15), dynanically allocated con interleave > conruption

-3 256 MB of code 4 MJD are O, thu the 5-inh con jump to any line of code

Interface between SW and HW "What proximmer sees"

- -Instruction: Opcoder, addressing moder, doton types, instruction types and format, registers. Condition adders
- -Memory: address space alignment,
- Call, interrupt and exception handling
- -1/0: Wewerk webbey is justice
- Power & Thermal monogenent - Multi processing / Multithreading, support
- Acces Control, priority and priviledge
- Memory location of exception vectors
- Function of each bit in a programmable broadh predictor register
- Order of Loods and Abores in Multi-core
- Roman counter width
- Hadware FP-exeption support - Vector instruction support
- CPU endianness
- Virtual Page size

N-Arch

Specifies underlying implementation that actually executer instructions

Pipelining

- -In order vs. Out-of-Order execution
- -Memory address scheduling policy _Speculative execution
- Superscalar procening
- Clock goting
- Coching: lovel, size, a good off wity.
- Error correction
- physical studuce
- Indication latency
- Physical memory page rize
- Instruction issue with
- -reservation stage compacity
- -# pipeline stoye
- latency of branch miss prodiction
- felds width of superscalar CPUs
- -# non-programable CPU regulter
- register file how one input and toward parts

-number of read parts in physical regular file

Performance Evaluation

CP1: Cyde per Instruction

19C: Instructions per cycle

MHZ: frequency, 10 gda/s

MIPS: million instructions (sec = MHz/CPI Time: #instr · CPI - MHZ

Speedup: old Time / new Time

higher MHz #> higher MIPS, IPC could be lower

higher MIB \$ less time, could need more instructions

Single Cycle Machines


Each instruction takes a single clock cycle and all state updates are made at the end of the cycle. - slowest instruction determines cycle time

+ eary to build

Multi Cycle Machines

Instructions processing is broken into multiple stores/cycles. State changes happen during execution and architectual updates at the end Instruction processing consists of two components: · Dota poth-relay and transform data · Control legic - FSM for signals + slowest store determines excle time

Dotation A program consists of dataface node. A node fires (execute) when all inputs are ready



Yipelining

The idea is to process process multiple instruction of conce be leasing each store occupied In reality there are a few problems, which cause pipeline stalls:

- Dota/ (cotrol flow degendencies: flow (road after write), output (write after write) and ontil (write after read) dependencies. The lost two exist due to lack of register - Resource contention: combe fixed by duplico Him, increwed throughput or delection and stalling

- long latency operations

e.g. fine-grained

Handling flow dependencies

· stall · dininate at software land · predict values · do something else · data forwarding -> W -> D: Internal (register file forwarding) LM -> En: Operand for wordings

Pipeline stages

Fetch: Read instruction from momory Decade: Read operands from register file Execute: ALV-Operation

Memory: read/cirile from/to memory Writeback: write roult to raise file

Interlocking & I constraint

Delation of data dependencies to enture correct execution => nops go through all pipeline stojes HW-Interlocking: Stall the pipeline

Out of Order Execution

More dependent instructions out of the way of independent ones. In-Order Pipeline with Reorder Buffer pitzer, abject to ALU

Decade: Access register (ROB, allocate entry in ROB, dreck if it can execute

Execute: Instruction out of order

Completion: Write result to reader buffer the flush pipeline

Reference of Commit Check exceptions; if none ⇒ write ordni leathual register file or Man.

Cla-order airpolative existing, OoO completion, in-order retirement.

Tomasulos Algorithm

Implementing 000 execution. Uses register renoming to eliminate output and onti-dependencies. It Ruther uses reservation station for individual app. come from register alian toble

- instrit remained operands invested into reservation station - rename destination regulater in RAT

-world common data but for tay of sources

— if tay seen => grab value => set valid bit .
—If both operands are valid => instr. ready for displaced

3. Dipoton instruction to functional unit

- put togged value ento commen data bui

- if register alian table contain toy => update value and set valid bit

B cirite to register file - redain rename tag

no volid copy of tagin the system

TLIW

Compiler Rind independent instruction and schedule them into a single VLIW-Instr.

- compiler needs to find N independent instructions

- (ode step caus stall) Complex

Superscalar Execution

.Felch/Decode/... multiple instruction per cycle. + higher IPC - higher complexity for dependency checking => more HW

Systolic Arrays

Instead of wingle processing element (PE), we have an array of PE and carefully admittable the dotallow between them. => max. componingle PE

Differento Pipelining: Acray structure to non-linear and multi-dimensional PE-structure can be multi-directional an different speeds. PE can have memory

Fine Groined Multithreading

HW how multiple throad contexts (PC freg) and each cycle the foldn-engine lether from a different thread.

+ no dependencies. + no bronch prediction


+ no bronch throughout, lalency |

tola cree will setten

— extra hardrac — raducad shyk-thread per formace

- resource contestion

Ly dependency checking between



Preterning Preload data to avoid mive in coder. Done by SW/HW stride prefetcher: prefetcher code black in a pattern with contain stride with stride =0: noxt-black prefetching/n-black prefetcher


Renoheed execution allow the process to pre-process instructions during cooke misses instead of stalling. Therefore it can detect potential cooke misses exoties.


Performance coverage = #correctly prehidded/# accessed blocks accuracy = #correctly prehidded/# total prehidded blocks

Virtual Memory

Much larger than physical memory. Virtual address space divided into pages
Physical address space divided into frames. Page Table stores mapping: V -> P
It accessed virtual page is not in memory, but on disk => load in memory (demand paging)

[Physical Memory is a code for pages stored on disk (fully associative)]





Memory Protection: different PT for each program
Traviation Lookaide Buller (TLD): Cache PT Entries to speed
up address translation