

Finite State Machines State charges depending on prev. State + inputs Moore: - Output depends on correct state. \_more number of states - synchronou output & stoke generation - output placed on states Mealy: - Output depends on current state and input - les stoles - output placed on transitions new state, bit O do ments on old state NS[O] = IM · CS[1] + IN. 0[0] = (3[1] + (3[4] 4. write boolean equation for new state - #FF = # bits for state X2 - fflogic Gates = count next state/adopt logic (100, 110,711) (001,010,100) #states bit needed reduces output logic neducer next state logic - no camarked travillian -initial state - no mix of Noore/Mealy Caller: Call function collee: get, called t stores prev. prevereinal MIPS 32 bit, byte addressoble, big endian varidates in stack R-Type: Register Type, + wo source/one destination register 1- Type: Immediate Type, one source/one destination register + imm. Value 3-Type: Jump Type, operand + address (+ Branch) Non-Reserved temporar register \$10 - 119 coment register \$40 - 103

return volue register 140-111

> 2CD, dynamically allocated consumblical

stodue of program

4 MJD are O, thus the 5-inh

can jump to any line of code

, alobal variables, defined before

stock below the stock paints

-3 256 MB of code

Reserved

J. Stack

Pyromic Palo

Heop 1

alobal Dato

text

Reserved

## Interface between SW and HW "What proximines sees"

-Instruction: Opcoder, addressing moder, doton types, instruction types and format, registers. Condition adders

-Memory: address space alignment,

- Call, interrupt and exception handling -1/0: memory mapped us instru

- Power & Thermal monogenent

- Multi processing / Multithreading, support - Acces Control, priority and priviledge

- Man on location of exception vectors

- Function of each bit in a programmable broadh predictor register

- Order of Loods and Abores in Multi-core

- Roman counter width

- Hadware FP-exeption support - Vector instruction support

- CPU endianness

- Virtual Page size

#### N-Arch

Specifies underlying implementation that actually executer instructions

Pipelining

-In order vs. Out-of-Order execution

-Memory address scheduling policy \_speculative execution

- Superscalar procening

- Clock goting

- Coching: lovel, size, a good off wity.

- Error correction

\_ physical studuce

- Indication latency

- Physical memory page rize

- Instruction issue with

-reservation stage compacity

-# pipeline Hose

- latency of branch miss prodiction

- felds width of superscolar CPUs -# non-programable CPU regulter

- register file how one imput and toward parts

-number of read parts in physical regular file

MIPS: million instructions/sec = MHz/CPI

## Performance Evaluation

CP1: Cyde per Instruction

Time: #instr · CPI - MHZ 19C: Instructions per cycle MHZ: frequency, 10 gda/s Speedup: old Time / new Time

higher MHz #> higher MIPS, IPC could be lower higher MIB \$ less time, could need more instructions

## Single Cycle Machines


Each instruction takes a single clock cycle and all state updates are made at the end of the cycle. - slowest instruction determines cycle time

+ eary to build

# Multi Cycle Machines

Instructions processing is broken into multiple stages/cycles. State changes happen during execution and architectual updates at the end Instruction processing consists of two components: · Dotapoth-relay and tecnsor dota · Carkol legic - FSM for signals + slowest store determines excle time

Dotation A program consists of dataface node. A node fires (execute) when all inputs are ready



**Yipelining** 

The idea is to process process multiple instruction of conce be leasing each store occupied In reality there are a few problems, which come pipeline stalls:

- Data (cotrol flow dependencies: flow (road after write), output (write after write) and only (write after read) dependencies. The last true exist due to lack of register - Resource contention: combe fixed by duplico Him, increwed throughput or delection and stalling

-long latency operations

Handling flow dependencies

e.g. fine-grained

· stall · dininate at software land · predict values · do something else · data forwarding -> W -> D: Internal (register file forwarding) LM -> En: Operand for wordings


Pipeline stages

Fetch: Read instruction from memory Decode: Read operands from register file

Execute: ALV- Operation Memory: read/exile from/to memory writeback: write roult to raise file

Interlocking & Scorebooking

Delation of data dependencies to enture correct execution => nops go through all pipeline stojes HW-Interlacting: Stall the pipeline



#### Out of Order Execution

More dependent instructions out of the way of independent ones. In-Order Pipeline with Reorder Buffer pitzer, abject to ALU

Pecade: Access register (ROB, allocote entry in ROD, dreck if it can execute Execute: Instruction out of order Completion with result to reache buffer else flush pipeline Refirement/Commit Check exception; if none is write ordal leathful register file or Man.

Ch-order aipalah/execution, OoO completion, in-order retirement.

Tomasulos Algorithm

Implementing 000 execution. Uses register renoming to eliminate output and onti-dependencies. It Ruther uses reservation station for individual app. come from register alion toble

- instrit renimed operands invested into reservation station - rename destination register in RAT

-world common data but for tay of rouces

— if tay seen => grab value => set valid bit .
—If both operands are valid => instr. ready for displaced

3. Dipolds instruction to Rendicad unit

- put togged value ento commen data bui

- if register alian toole contain toy => update value and set valid bit - redain rename tax

- redain resome tag

no volid copy of tag in the system

### TLIW

Compiler Rind independent instruction and schedule them into a single VLIW-Instr.

+ simple hardware.
+ no dependency drecking
+ no hardward aight budion - compiler needs to find N independent in tructions

- (ode step caus stall) Complex

### Superscalar Execution

.Felch/Decode/... multiple instruction per cycle. + higher IPC - higher complexity for dependency checking => more HW

Systolic Arrays

Instead of wingle processing element (PE), we have an array of PE and carefully admittable the dotallow between them. => max. componingle PE

Difference to Pipelining. Acros skewling to non-linear and multi-dimensional PE-skewline and be multi-directional an different speeds. PE can have memory

Fine Groined Multithreading

HW how multiple throad contexts (PC freg) and each cycle the foldn-engine lether from a different thread.

+ no dependencies.


— extra hardrac — raducad shyk-thread per formace + no brondy prediction

+ no brondy throughput, lalency |

+ lot a cree will zetten

- resource contestion

Ly dependency checking between



Preteching Preload data to avoid mive in coder Done by STU/HW stride prefetcher: prefetcher code black in a pattern with contain stride to it stride =0: noxt-black prefetching/n-black prefetcher


Regarded execution: allows the process to pre-process instructions during cache misses instead of stalling. Therefore it can delect potential cache misses earlier.

Performance coverage = #corredly prehidded/# accessed blocks accuracy = #corredly prehidded /# block prehidded blocks


Virtual Memory

Much larger than physical memory. Virtual address space divided into pages
Physical address space divided into frames. Page Table stores mapping: V -> P
If accessed virtual page is not in memory, but on disk => load in memory (demand paging)

[Physical Memory is a code for pages stored on disk (fully associative)]







Memory Protection: different PT for each program
Traviolitin Lookaide Buller (TLD): cache PT Entries to speed
up address translation