

DDCA Cheatsheet

Binary Numbers

$2^0 = 1$ $2^3 = 8$ $2^6 = 64$ $2^9 = 512$
 $2^1 = 2$ $2^4 = 16$ $2^7 = 128$ $2^{10} = 1024$ Kilo
 $2^2 = 4$ $2^5 = 32$ $2^8 = 256$ $2^{20} = 1,048,576$ Mega

Sign-Magnitude: First Bit as sign-bit

2's complement: $5 \Rightarrow 0101 \Rightarrow 1010 \Rightarrow 1011 = -5$

Boolean Algebra

T6 $B \cdot C = C \cdot B$ **T6'** $B+C = C+B$ Commutativity
T7 $(B \cdot C) \cdot D = B \cdot (C \cdot D)$ **T7'** $(B+C)+D = B+(C+D)$ Associativity
T8 $(B \cdot C) + (B \cdot D) = B \cdot (C+D)$ **T8'** $(B+C) \cdot (B+D) = B+(C \cdot D)$ Distributivity
T9 $B \cdot (B+C) = B$ **T9'** $B+(B \cdot C) = B$ Covering
T10 $(B \cdot C) + (B \cdot \bar{C}) = B$ **T10'** $(B+C) \cdot (B+\bar{C}) = B$ Consensus
T11 $(B \cdot C) + (\bar{B} \cdot D) + (C \cdot D) = B \cdot C + \bar{B} \cdot D$ **T11'** $(B+C) \cdot (\bar{B}+D) + (C+D) = (B+C) \cdot (\bar{B}+D)$ Consensus
T12 $\overline{B_1 \cdot B_2 \cdot B_3 \dots} = \bar{B}_1 + \bar{B}_2 + \bar{B}_3 + \dots$ **T12'** $\overline{B_1 + B_2 + B_3 \dots} = \bar{B}_1 \cdot \bar{B}_2 \cdot \bar{B}_3 \dots$ De Morgan's Theorem

Product of Sum:

A	B	X	
0	0	1	
1	0	0	$\bar{A} \cdot \bar{B}$
0	1	1	
1	1	0	$\bar{A} \cdot B$

$X = (\bar{A} + B) \cdot (\bar{A} + \bar{B})$

Completeness

	Nand	Nor
Not	$\overline{A \cdot A}$	$\overline{A + A}$
And	$\overline{\overline{A \cdot A}}$	$\overline{\overline{A + A}}$
Nand	$\overline{A \cdot B}$	$\overline{A + B}$
Or	$\overline{\overline{A \cdot B}}$	$\overline{\overline{A + B}}$
Nor	$\overline{\overline{A \cdot B}}$	$\overline{\overline{A + B}}$
XOR	$\overline{A \cdot B} + \overline{\bar{A} \cdot \bar{B}}$	$\overline{A + B} + \overline{\bar{A} + \bar{B}}$
Xnor	$\overline{\overline{A \cdot B} + \overline{\bar{A} \cdot \bar{B}}}$	$\overline{\overline{A + B} + \overline{\bar{A} + \bar{B}}}$

Karnaugh Maps:

1. Rowest possible 2. size $2^n \times 2^n$ 3. only 1
 4. X may be used as 1's 5. as big as possible

$\Rightarrow \bar{A} \cdot \bar{B} + \bar{A} \cdot B + A \cdot \bar{B} + A \cdot B = \bar{A} + B$

Big vs. Little Endian:

To represent: 0xafe2b3a
 Big Endian:

0	1	2	3
ca	fe	2b	3a

 Little Endian:

0	1	2	3
3a	2b	fe	ca

Logic Gates

AND \Rightarrow OR \Rightarrow NOT \Rightarrow
 NAND \Rightarrow NOR \Rightarrow XNOR \Rightarrow XOR \Rightarrow

Bubble-Pushing: (De Morgan)
 Transistors:
 nMOS: conducts when G is high
 pMOS: conducts when G is low

Multiple Input Gates: XOR: True iff add number of inputs = 1 (parity gate)
 X/Z-Values: X: node has illegal state (1 and 0). In TT used as "don't care"
 Z: floating state (neither 0 or 1)

Building Blocks

Tri-state Buffer: if E \Rightarrow Y floating D-Latch: clk=1 \Rightarrow copy input
 D-FlipFlop: Val written on CLK port edge Register: N-bit register is bank of N-FF
 Enabled/Resettable Options 1-bit half adder: Sums A, B to S, c.out
 Full Adder: Sums A, B, c.in to S, c.out Counter: Counts from 0 to 2^N with reset
 Carry propagate Adder: Sum N-bit A, B, c.in to N-bits S + c.out quickly
 Carry lookahead Adder: Divides addition in multiple blocks and determines carries
 Logical shifter (\ll, \gg): Fill with 0 Arithmetic shifter (\ll, \gg): Fill with MSB/LSB
 Shift-registers: New bit is shifted in. Parallel reads

Verilog Modules

D Flip-Flop
 always @(posedge clk) begin
 if (!rst) q <= 0;
 else q <= d;
 end
 Synchronous reset:
 if not in sensitivity list
 asynchronous reset:
 active high: rst
 active low: !rst

MUX
 assign y = s[0]?(s[0]?x:y): (s[0]?w:z);
 L could be in always block with always @(*) begin
 case (var)
 2'b01: out = val;
 2'b00: out = val;
 default: out = val;
 endcase
 end same for Decoder

D-Latch
 always @(clk, d) begin
 if (clk) q <= d;
 end
 L gets triggered when d changes

Full Adder
 assign sum = a^b^c.in;
 assign cout = (a&b)|(a&c.in)|(b&c.in)

Correct Code twice: left of assign w/ no assignment in always-block/connect in/out of modules
 Regs: can't be connected to output port of module/connect be used in input port declaration/left of s/c=
 1/0: check if names match and if all ports are assigned
 General: not multiple assignments to same signal/no recursion/names const start with numbers

Verilog Operators

!: logic negation ~: bitwise negation
 &: red. and ^: red. xor
 |: red. or ~^: red. xnor

Combinational vs. Sequential

Comb: - all left-hand signals are assigned in every possible way
 - all inputs are in sensitivity list
 - all outputs are assigned
Seq: - has memory
 - depends on prior inputs
 - not all outputs are assigned in all cases

Finite State Machines

Moore: - Output depends on current state. - more number of states
 - synchronous output & state generation - output placed on states
 Mealy: - Output depends on current state and input
 - less states - output placed on transitions

Designing a FSM

1. Identify inputs & outputs
 2. Sketch State Transition diagram
 3. Write state transition & output table
 4. Write boolean equation for next state

$NS[0] = IN_1 \cdot CS[1] + \bar{IN}_1$
 $OS[0] = CS[1] + CS[4]$

Area of FSM

#FF = #bits for state $\times 2$ - #logic gates = count next state/output logic

State Encodings

Binary Encoding (00, 01, 10, 11)
 $\log_2(\#states)$ bits needed
 reduces # FF to hold states
One-hot Encoding (001, 010, 100)
 #states bits needed
 reduces next state logic
Output Encoding (100, 110, 111)
 reduces output logic

Correctness of FSM

- reset line
 - not multiple transitions for some input
 - no mixing transitions
 - no unmarked transitions
 - initial state
 - no mix of Moore/Mealy

MIPS

32 bit, byte addressable, big endian
R-Type: Register Type, two source/one destination register
I-Type: Immediate Type, one source/one destination register + imm. Value
J-Type: Jump Type, operand + address (+ Branch)
Reserved
 saved-register $\$s0 - \$s7$
 return address $\$ra$
 stack pointer $\$sp$
 stack above pointer
Non-Reserved
 temporary register $\$t0 - \$t9$
 argument register $\$a0 - \$a3$
 return value register $\$v0 - \$v1$
 stack below the stack pointer

Memory Map

Reserved
 Stack
 Dynamic Data
 Heap
 Global Data
 Text
 Reserved

2GB, dynamically allocated can interleave \Rightarrow corruption
 Global variables, defined before startup of program
 256 MB of code
 4 MB are 0, the the 5-init can jump to any line of code

ISA

Interface between SW and HW
"what programmer sees"

- Instruction: opcode, addressing mode, data types, instruction type and format, registers, condition codes
- Memory: address space, alignment, addressability, virtual memory management
- Call, interrupt and exception handling
- I/O: memory mapped vs. instruction
- Power & Thermal management
- Multiprocessing/Multithreading support
- Access Control, priority and privilege
- Memory location of exception vectors
- Function of each bit in a programmable branch predictor register
- Order of loads and stores in multi-core CPU
- Program counter width
- Hardware FP-exception support
- Vector instruction support
- CPU endianness
- Virtual Page size

μ-Arch

Specifies underlying implementation that actually executes instructions

- Pipelining
- In order vs. Out-of-Order execution
- Memory address scheduling policy
- Speculative execution
- Superscalar processing
- clock gating
- Caching: level, size, associativity, replacement policies
- Error correction
- Physical structure
- Instruction latency
- Physical memory page size
- Instruction issue width
- reservation stage capacity
- # pipeline stages
- latency of branch miss prediction
- Fetch width of superscalar CPU
- # non-programmable CPU registers
- register file has one input and two output ports
- number of read ports in physical register file

Performance Evaluation

CPI: cycles per instruction

MIPS: million instructions/sec = MHz/CPI

IPC: instructions per cycle

Time: #instr. \cdot CPI $\cdot \frac{1}{\text{MHz}}$

MHz: frequency, 10^6 cycles/s

Speedup: oldTime / newTime

higher MHz \nRightarrow higher MIPS, IPC could be lower

higher MIPS \nRightarrow less time, could need more instructions

Single Cycle Machines

Each instruction takes a single clock cycle and all state updates are made at the end of the cycle. - slowest instruction determines cycle time

+ easy to build


Multi Cycle Machines

Instructions processing is broken into multiple stages/cycles. State changes happen during execution and architectural updates at the end. Instruction processing consists of two components: • Datapath - relay and transform data • Control logic - FSM for signals

+ slowest stage determines cycle time

Datapath A program consists of **datapath nodes**. A node fires (executes) when all inputs are ready

Datapath Modules



Pipelining

The idea is to process multiple instructions at once by keeping each stage occupied. In reality there are a few problems, which cause pipeline stalls:

- **Data/Control Flow dependencies**: Flow (read after write), output (write after write) and anti (write after read) dependencies. The last two exist due to lack of register file.
- **Resource contention**: can be fixed by duplication, increased throughput or detection and stalling
- **Long latency operations**

e.g. fine-grained multithreading

Handling flow dependencies


- stall • eliminate at software level • predict values • do something else
- **data forwarding** \rightarrow W \rightarrow D: internal/register file forwarding
- \rightarrow M \rightarrow E: operand forwarding

Pipeline stages

- Fetch**: Read instruction from memory
- Decode**: Read operands from register file
- Execute**: ALU-operation
- Memory**: read/write from/to memory
- Writeback**: write result to register file

Interlocking & Scoreboarding

- Detection of data dependencies to ensure correct execution
- SW-Interlocking**: Compiler inserts nops \Rightarrow nops go through all pipeline stages
- HW-Interlocking**: Stall the pipeline



Out of Order Execution

Move dependent instructions out of the way of independent ones.

In-Order Pipeline with Reorder Buffer \rightarrow if yes, dispatch to ALU

- Decode**: Access regfile/ROB, allocate entry in ROB, check if it can execute
 - Execute**: Instructions out of order
 - Completion**: Write result to reorder buffer \rightarrow else flush pipeline
 - Retirement/Commit**: Check exceptions; if none \Rightarrow write architectural register file or Mem.
- \rightarrow In-order dispatch/execution, OoO completion, in-order retirement.

Tomasulo's Algorithm

Implementing OoO execution. Uses register renaming to eliminate output and anti-dependencies. It rather uses reservation stations for individual ops.

- If reservation station is available** \leftarrow comes from register alias table RAT
 - instr. + renamed operands inserted into reservation station
 - rename destination register in RAT
 - Else: Stall pipeline
- While in reservation station:**
 - watch common data bus for tag of source
 - if tag seen \Rightarrow grab value \Rightarrow set valid bit
 - if both operands are valid \Rightarrow instr. ready for dispatch
- Dispatch instruction to functional unit**
- After instruction finishes**
 - put tagged value onto common data bus
 - if register alias table contain tag \Rightarrow update value and set valid bit \rightarrow write to register file
 - redound rename tag \rightarrow no valid copy of tag in the system

VLIW

Compiler finds independent instructions and schedule them into a single VLIW-instr.

- lock step execution**: if one instruction stalls, the whole VLIW stalls
- + simple hardware
- + no dependency checking
- + no instruction distribution
- compiler needs to find N independent instructions
- lock step cause stalls \rightarrow complex

Superscalar Execution

- Fetch/Decode/... multiple instructions per cycle
- + higher IPC
- higher complexity for dependency checking \Rightarrow more HW

Systolic Arrays

Instead of a single processing element (PE), we have an array of PE and carefully orchestrate the datapath between them. \Rightarrow max. comp. on single PE

Difference to Pipelining: Array structure is non-linear and multi-dimensional. PE-structure can be multi-directional on different speeds. PE can have memory.

Fine Grained Multithreading

- HW has multiple thread contexts (PC + reg) and each cycle the fetch-engine fetches from a different thread.
- + no dependencies
- + no branch prediction
- + improved throughput, latency, tolerance, utilization
- extra hardware
- reduced single-thread performance
- resource contention \rightarrow depending checking between threads

