

More Sequential Logic

CS 64: Computer Organization and Design Logic
Lecture #14
Fall 2018

Ziad Matni, Ph.D.
Dept. of Computer Science, UCSB

Administrative

- The Last 2 Weeks of CS 64:

Date	L #	Topic	Lab	Lab Due
11/26	13	Combinatorial Logic, Sequential Logic	8 (CL+SL)	Sun. 12/2
11/28	14	Sequential Logic		
12/3	15	FSM	9 (FSM)	Fri. 12/7
12/5	16	FSM, CS Ethics & Impact	10 (Ethics)	Fri. 12/7

Lecture Outline

- More on Sequential Logic
- Class exercises
- Intro to Finite State Machines

Any Questions From Last Lecture?

Pop! Goes the Quiz...


Time: 5 minutes

Create/draw a combinatorial circuit that follows this function:

$$F = X'.Y + X.Y.Z + X'.Z + X.Y'$$

You MUST use at least one 2:1 Mux and can choose to use any other type of combinatorial logic blocks in your design, if you need them.

How a S-R Latch Works




- Note that if one NOR input is **0**, the output becomes the inverse of the other input
- So, if output Q already exists and if **S = 0**, **R = 0**, then Q will remain at whatever it was before! (**hold output state**)
- If **S = 0**, **R = 1**, then Q becomes 0 (**reset output**)
- If **S = 1**, **R = 0**, then Q becomes 1 (**set output**)
- Making S = 1, R = 1 is not allowed (**gives an undetermined output**)

S	R	Q_0	Comment
0	0	Q^*	Hold output
0	1	0	Reset output
1	0	1	Set output
1	1	X	Undetermined

Combining R and S inputs into One:

The Gated D Latch

- Force S and R inputs to *always be opposite of each other*
 - Make them the same as an input D, where $D = R$ and $\neg D = S$.




- Create a way to “gate” the D input
 - D input goes through only if an enable input (E) is 1
 - If E is 0, then hold the state of the previous outputs

D	E	Q_0	Comment
X	0	Q^*	Hold output
0	1	0	Reset output
1	1	1	Set output

The Gated D Latch

- The gated D-Latch is very commonly used in electronic circuits in computer hardware, especially as a register because it's a circuit that holds memory!



Whatever data you present to the input D,


the D-Latch will **hold** that value (*as long as input E is 0*)

You can **present** this value to output Q *as soon as input E is 1*.

Enabling the Latch Synchronously:

The Clocked D Latch

- If you apply a **synchronous clock** on input E, you get a **clocked D latch**.
- A clock is an input that cycles from 1 to 0, then back to 1 again in a set time period
 - e.g.: if a clock input cycles this in a period of 1 ms, we call it a 1 MHz clock ($1 \text{ Hz} = 1 / 1 \text{ second}$)
- **Note 1**: When CLK is 0, both S and R inputs to the latch are 0 too, so the Q output holds its value whatever it is ($Q = Q_0$)




- **Note 2**: When CLK is 1:
if $D = 1$, then $Q = 1$,
if $D = 0$, then $Q = 0$

Truth table

D	CLK	Q
0	1	0
1	1	1
X	0	Q_0



Clocked D Latch as Digital Sampler

- This clocked latch can be used as a “programmable” memory device that “samples” an input on a regular basis




The Clocked D Latch

By Any Other Name...



- Observing input and output “waveforms”



Clock

D (input)

Q (output)

D	Q
D Clocked Latch	
CLK	\overline{Q}

The Joys of Sampling...


- Sampling data in a periodic way is advantageous
 - I can start designing more complex circuits that can help me do *synchronous* logical functions
 - *Synchronous*: in-time
- Very useful in *pipelining* designs used in CPUs
 - Pipelining: a technique that allows CPUs to execute instructions more efficiently – in parallel

Instr. No.	Pipeline Stage						
	IF	ID	EX	MEM	WB		
1	IF	ID	EX	MEM	WB		
2		IF	ID	EX	MEM	WB	
3			IF	ID	EX	MEM	WB
4				IF	ID	EX	MEM
5					IF	ID	EX
Clock Cycle	1	2	3	4	5	6	7

Instruction fetch, decode, execute, memory access, register write

The Most Efficient Way to Sample Inputs


- Instead of sampling the input to the latch using a **level** of the clock...
 - That is, when the clock is “1” (or “0”)





- ... sample the input at the **edge** of the clock
 - That is, when the clock is transitioning from $0 \rightarrow 1$, called a *rising* or *positive* edge
(or it could be done from $1 \rightarrow 0$,
the *falling* edge a.k.a *negative* edge)
 - Why??

The D-FF


- When the input clock edge is *rising*, the input (D) is *captured* and placed on the output (Q)
 - Rising edge a.k.a positive edge FF
 - Some FF are negative edge FF (capture on the falling edge)





Latches vs. FFs



- Latches capture data on an entire 1 or 0 of the clock
- FFs capture data on the edge of the clock
 - This example shows the positive ($0 \rightarrow 1$) edge used




An Improvement on the Latch: The D Flip-Flop

Don't worry about the circuit implementation details, but understand the use!

The **D Flip-Flop** only changes the output (Q) into the input (D) at the **positive edge** (the $0 \rightarrow 1$ transition) of the clock



As opposed to:




Note the (slight) difference in the 2 symbols...


*Again, don't worry about the circuit
implementation details, but understand the uses!*

Popular Uses for D-FFs

- Counter




- Serial-to-Parallel converter




Class Exercise 1

The figure below shows an RS latch made out of NAND gates (rather than NOR gates). How do Q and \bar{Q} depend on the RS inputs? i.e. verify that the circuit can indeed be used as a RS latch.



Class Exercise 2

Given waveforms for A, B, C, and Clk (see blackboard), determine the output waveform for F





Class Exercise 3

- Let's design a 3-bit counter using D-FFs and logic gates.
- What's needed:
 - This counts $000 \rightarrow 001 \rightarrow 010 \rightarrow \dots \rightarrow 111 \rightarrow 000$
 - i.e. from 0 to 7 and then loops again to 0, etc...
- To describe this behavior, let's start with a T.T.
 - We'll utilize K-Maps, if needed to figure out what the "next states" look like based on "current states"
 - We'll translate that into a digital circuit design


Solutions to Class Exercises 2 and 3 From Lecture 14

© Ziad Matni, 2018




	Current state			Next state		
	Q_2	Q_1	Q_0	Q_2^*	Q_1^*	Q_0^*
0	0	0	0	0	0	1
1	0	0	1	0	1	0
2	0	1	0	0	1	1
3	0	1	1	1	0	0
4	1	0	0	1	0	1
5	1	0	1	1	1	0
6	1	1	0	1	1	1
7	1	1	1	0	0	0

K-Map for Q_2^*




$$Q_2^* = Q_2 \cdot \overline{Q_0} + Q_2 \cdot \overline{Q_1} + \overline{Q_2} \cdot Q_1 \cdot Q_0$$

for Q_1^*






$$Q_1^* = Q_1 \cdot \overline{Q_0} + \overline{Q_1} \cdot Q_0 = Q_1 \oplus Q_0$$

for Q_0^*



$$Q_0^* = \overline{Q_0}$$



Your To Dos

- Lab #8 is due Sunday!

</LECTURE>