More Combinatorial Logic Design & Sequential Logic Design

CS 64: Computer Organization and Design Logic
Lecture #13
Fall 2018

Ziad Matni, Ph.D.

Dept. of Computer Science, UCSB

Administrative

• The Last 2 Weeks of CS 64:

Date	L#	Topic	Lab	Lab Due
11/26	13	Combinatorial Logic, Sequential Logic	8 (CL+SL)	Sun. 12/2
11/28	14	Sequential Logic		
12/3	15	FSM	9 (FSM)	Fri. 12/7
12/5	16	FSM, CS Ethics & Impact	10 (Ethics)	Fri. 12/7


Lecture Outline

- More on Muxes
- General ALU Design
- Sequential Logic
- S-R Latch
- D-Latch
- Reviewing what's needed for Lab 8

Multiplexer

(Mux for short)

- Typically has 3 groups of inputs and 1 output
 - IN: 2 data, 1 select
 - OUT: 1 data



- 1 of the input data lines gets selected to become the output, based on the 3rd (select) input
 - If "Sel" = 0, then I_0 gets to be the output
 - If "Sel" = 1, then I_1 gets to be the output
- The opposite of a Mux is called a Demulitplexer (or Demux)


out sel


Mux Configurations

Muxes always have 1 general output and mult. inputs

Muxes can have I/O that are made up of multiple bits

They can have more than two data inputs!






11/26/18

The Use of Multiplexers

- Makes it possible for several signals (variables) to share one resource
 - Very commonly used in data communication lines and on computer hardware boards




Mux Truth Table and Logic Circuit


1-bit Mux

l _o	l ₁	S	0
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


,		00	01	11	10
	0			1	1
	1		1	1	

$$O = S.I_1 + S'.I_0$$





• = lines are physically connected



Selection Lines in Muxes

- General mux description: N-bit, M-to-1
- Where: N = how "wide" the input is (# of input bits, min. 1)
 M = how many inputs to the mux (min. 2)
- The "select" input (S) has to be able to select 1 out of M inputs

```
- So, if M = 2, S should be at least 1 bit (S = 0 for one line, S = 1 for the other)
```


— But if M = 3, S should be at least 2 bits (why?)

- If M = 4, S should be ??? (ANS: at least 2 bits)

- If M = 5, S should be ??? (ANS: at least 3 bits)

What Does This Circuit Do?


Complete the time-axis diagram...



Input 0	a0	a1	a2	a3	a4	a5	
Input 1	b0	b1	b2	b3	b4	b5	
Select	1	0	1	0	1	0	
Output	b0	a1	b2	a3	b4	a5	
_							> time

What Does This Circuit Do? Class Ex.







11/26/18

What Does This Circuit Do? Class Ex.







Arithmetic-Logic Unit (ALU)

 Recall: the ALU does all the computations necessary in a CPU


The previous circuit was a simplified ALU:

$$-$$
 When $S = 00$, $R = A + B$

$$-$$
 When S = 01, R = A $-$ B


$$-$$
 When S = 10, R = A AND B


$$-$$
 When S = 11, R = A OR B



Simplified ALU


 We can string 1-bit ALUs together to make bigger-bit ALUs (e.g. 32b ALU)





Abstract Schematic of the MIPS CPU

Relevant to your Lab #8



Combinatorial vs. Sequential Logic

The CPU schematic shows
 both combinatorial and sequential logic blocks

Combinatorial Logic


- Combining multiple logic blocks
- The output is a function only of the present inputs
- There is no memory of past "states"

Sequential Logic


- Combining multiple logic blocks
- The output is a function of both the present inputs and past inputs
- There exists a memory of past "states"

The S-R Latch

- Only involves 2 NORs
- The outputs are fed-back to the inputs
- The result is that the output state (either a 1 or a 0) is maintained even if the input changes!



How a S-R Latch Works



- Note that if one NOR input is 0, the output becomes the inverse of the other input
- So, if output Q already exists and if
 S = 0, R = 0, then Q will remain at whatever it was before! (hold output state)
- SRQoComment00Q*Hold output010Reset output101Set output11XUndetermined
- If S = 0, R = 1, then Q becomes 0 (reset output)
- If S = 1, R = 0, then Q becomes 1 (set output)
- Making S = 1, R = 1 is <u>not allowed</u> (<u>gives an undetermined output</u>)

Consequences?

As long as S = 0 and R = 0,
 the circuit output holds memory
 of its prior value (state)

S	R	Q_0	Comment
0	0	Q*	Hold output
0	1	0	Reset output
1	0	1	Set output
1	1	Χ	Undetermined

- To change the output, just make
 - S = 1 (but also R = 0) to make the output 1 (set) OR
 - S = 0 (but also R = 1) to make the output 0 (reset)
- Just avoid S = 1, R = 1...


About t	hat S =	1, R =	1 Case
---------	---------	--------	--------

S	R	Q_0	Comment
0	0	Q*	Hold output
0	1	0	Reset output
1	0	1	Set output
1	1	Χ	Undetermined

What if we avoided it on purpose by making

R = NOT(S)?

– Where's the problem?




- This, by itself, precludes a case when R = S = 0
 - You'd need that if you want to preserve the previous output state!
- Solution: the clocked latch and the flip-flop

Adding an "Enable" Input:

The Gated S-R Latch

- Create a way to "gate" the inputs
 - R/S inputs go through only if an "enable input" (E) is 1
 - If E is 0, then the S-R latch gets SR = 00and it hold the state of previous outputs



So, the truth table would change from a "normal" S-R Latch:

S	R	Q_0	Comment
0	0	Q*	Hold output
0	1	0	Reset output
1	0	1	Set output
1	1	Χ	Undetermined




S	R	Е	Q_0	Comment
X	Χ	0	Q*	Hold output
0	1	1	0	Reset output
1	0	1	1	Set output

We got rid of the "undetermined" state!!! ©©©

Combining R and S inputs into One:

The Gated D Latch

- Force S and R inputs to always be opposite of each other
 - Make them the same as an input D, where **D** = **R** and !**D** = **S**.




- Create a way to "gate" the D input
 - D input goes through
 only if an enable input (E) is 1
 - If E is 0, then hold the state of the previous outputs

D	E	Q_0	Comment
X	0	Q*	Hold output
0	1	0	Reset output
1	1	1	Set output

We got rid of an extra input!!! ©©©

The Gated D Latch

 The gated D-Latch is very commonly used in electronic circuits in computer hardware, especially as a register because it's a circuit that holds memory!



Whatever data you present to the input D,

the D-Latch will **hold** that value (as long as input E is 0)

You can **present** this value to output Q as soon as input E is 1.

There is no synchronicity to this circuit (meaning what???)


11/26/18 Matni, CS64, Fa18 23

Lab 8


What's Lab8 About?

- Task 1: Design a "simple" ALU
- <u>Task 2</u>: Design a "simple" Register Block using D-Latches
- <u>Task 3</u>: You are given a specification for a "simple" CPU that uses:
 - 1 "Simple" Register Block
 - 1 "Simple" ALU
 - 1 Abstract Computer Memory Interface
 - As many ANDs, ORs, NOTs, XORs, Muxes that you need
- Design this CPU! (Task 3)
- You will draw all of these (BE NEAT!)
 - Take pictures or (better yet) scan them, then turnin

Abstract Schematic of the MIPS CPU



Register Object for Lab 8 (Task 2)




This will be made from D-FFs or D-Latches and Combinatorial Logic

I/O Name	I/O Description
RO	The first register to read, as a single bit. If 0, then reg0 should be read. If 1, then reg1 should be read.
R1	The second register to read, as a single bit. If 0, then reg0 should be read. If 1, then reg1 should be read.
WR	"Write Register". Specifies which register to write to. If 0, then reg0 should be written to. If 1, then reg1 should be written to.
W	The data that should be written to the register specified by WR. This is a single bit.
WE	"Write Enable". If 1, then we will write to a register. If 0, then we will not write to a register. Note that if WE = 0, then the inputs to WR and W are effectively ignored.
01	Value of the first register read. As described previously, this depends on which register was selected to be read, via RO.
O2	Value of the second register read. As described previously, this depends on which register was selected to be read, via R1.

11/26/18 Matni, CS64, Fa18 27

Memory Interface Object for Lab 8



I/O Name	I/O Description
A0	Bit 0 of the address (LSB)
A1	Bit 1 of the address (MSB)
OE	"Output Enable". If 1, then the value at the address specified by A0 and A1 will be read, and sent to the output line O. If 0, then the memory will not be accessed, and the value sent to the output line is unspecified (could be either 0 or 1, in an unpredictable fashion).
W	The value to write to memory.
WE	"Write Enable". If 1, then the value sent into W will be written to memory at the address specified by A0 and A1. If 0, then no memory write occurs (the value sent to W will be ignored).
0	The value read from memory (or unspecified if OE = 0).

Task 3: Build a Mock-CPU!

Actually, just a small instruction decoder and executor...


OP1	ОР0	В0	B1	B2	Human-readable Encoding	Description
0	0	0	0	0	xor reg0, reg0, reg0	Compute the XOR of the contents of reg0 with the contents of reg0, storing the result in reg0.
0	1	1	0	1	nor reg1, reg0, reg1	Compute the NOR of the contents of reg0 with the contents of reg1, storing the result in reg1.
1	0	1	0	1	load reg1, 01	Copy the bit stored at address 01 (decimal 1) into register reg1.
1	1	0	1	0	store reg0, 10	Store the contents of reg0 at address 10 (decimal 2)
1	1	1	1	1	store reg1, 11	Store the contents of reg1 at address 11 (decimal 3)

These say something about which registers are used

These say something about which operation is being done

Hints for Task 3

- Design the final circuit in pieces:
 - One piece for each of the 3 types of instruction: load, store, XOR/NOR
- For example, the store task:
 - If an output isn't used, tie it to a permanent "0" (i.e. ground)
 - If an input isn't used, then you can use "X" (don't care) on it



Tying In All The Pieces (Task 3)

- Now see how they can all fit together
 - You will have 1 register block + 1 memory interface
 - You won't need to use any additional latches here
 - You will need to use muxes and regular logic (and the simple ALU you designed earlier – see lab instructions for more details)

• REQUIREMENT:

Use ONLY 1 register block, 1 ALU, and 1 memory interface

Your To Dos

Readings on Handout #6 and #7

• Lab #8

