# MIPS Assembly: More about Memory and Instructions

CS 64: Computer Organization and Design Logic
Lecture #7

Ziad Matni
Dept. of Computer Science, UCSB

### Lecture Outline

Global variables and memory

Arrays in MIPS

Pseudo-Instructions

Constructing Instructions in MIPS

### **Global Variables**

### **Recall:**

- Typically, global variables are placed directly in memory, not registers
- Iw and sw for load word and save word
  - Iw is NOT the same as Ia is NOT the same as move!!!
  - Syntax:

```
lw register_destination, N(register_with_address)
Where N = offset of address in bytes
```

• Let's take a look at: access\_global.asm

# access\_global.asm

#### Load Address (la) and Load Word (lw)

# access\_global.asm

#### Store Word (sw)

# **Arrays**

Question:

As far as memory is concerned, what is the *major* difference between an **array** and a **global variable**?

- Arrays contain multiple elements
- Let's take a look at:
  - print\_array1.asm
  - print\_array2.asm
  - print\_array3.asm

### print\_array1.asm

```
int myArray[]
  = \{5, 32, 87, 95, 286, 386\};
int myArrayLength = 6;
int x;
for (x = 0; x < myArrayLength; x++)
   print(myArray[x]);
  print("\n");
```

```
# C code:
                                                              # get the base of myArray
# int myArray[] =
                                                              la $t4, myArray
   {5, 32, 87, 95, 286, 386}
# int myArrayLength = 6
                                                              # figure out where in the array we need
# for (x = 0; x < myArrayLength; x++) {
                                                             # to read from. This is going to be the array
                                                              # address + (index << 2). The shift is a
   print(myArray[x])
   print("\n") }
                                                              # multiplication by four to index bytes
                                                              # as opposed to words.
.data
                                                              # Ultimately, the result is put in $t7
newline: .asciiz "\n"
                                                              sll $t5, $t0, 2
myArray: .word 5 32 87 95 286 386
                                                              add $t6, $t5, $t4
myArrayLength: .word 6
                                                              lw $t7, 0($t6)
.text
                                                              # print it out, with a newline
main:
                                                              li $v0, 1
     # t0: x
                                                              move $a0, $t7
     # initialize x
                                                              syscall
     li $t0, 0
                                                              li $v0, 4
loop:
                                                              la $a0, newline
     # get myArrayLength, put result in $t2
                                                              syscall
     # $t1 = &myArrayLength
     la $t1, myArrayLength
                                                              # increment index
     lw $t2, 0($t1)
                                                              addi $t0, $t0, 1
     # see if x < myArrayLength</pre>
                                                              # restart loop
     # put result in $t3
                                                              j loop
     slt $t3, $t0, $t2
     # jump out if not true
                                                        end main:
     beq $t3, $zero, end main
                                                              # exit the program
                                                              li $v0, 10
                                                              syscall
```

### print\_array2.asm

 Same as print\_array1.asm, except that in the assembly code, we lift redundant computation out of the loop.

 This is the sort of thing a decent compiler (clang or gcc or g++, for example) will do with a HLL program

### print\_array3.asm

```
int myArray[]
   = \{5, 32, 87, 95, 286, 386\};
int myArrayLength = 6;
int* p;
for ( p = myArray; p < myArray + myArrayLength; p++)</pre>
   print(*p);
   print("\n");
```

### MIPS Reference Card


Let's take a closer look at that card...

- Found inside front cover of your textbook
- Also found as PDF on class website

					_
CORE INSTRUCTI	ON SE				OPCODE
NAME, MNEMO	NIC	FOR- MAT			(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(I)	0 / 20 <sub>hex</sub>
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]	, ,	0 / 21 <sub>hex</sub>
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c <sub>hex</sub>
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	2 <sub>hex</sub>
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 <sub>hex</sub>
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>
Load Byte Unsigned	1bu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	1hu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30 <sub>hex</sub>
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		$f_{hex}$
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 <sub>hex</sub>
Or	or	R	R[rd] = R[rs]   R[rt]		0 / 25 <sub>hex</sub>
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	$d_{hex}$
Set Less Than	slt	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$		0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti	I	$R[rt] = (R[rs] \le SignExtImm)? 1$	: 0(2)	$a_{hex}$
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	$b_{hex}$
Set Less Than Unsig.	sltu	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$	-	0 / 2b <sub>hex</sub>
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 <sub>hex</sub>
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; $R[rt] = (atomic) ? 1 : 0$	(2,7)	$38_{ m hex}$
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b <sub>hex</sub>
Subtract	sub	R	R[rd] = R[rs] - R[rt]	-	0 / 22 <sub>hex</sub>
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 <sub>hex</sub>

### **NOTE THE FOLLOWING:**

- Instruction Format Types:
   R vs I vs J
- 2. OPCODE/FUNCT (Hex)



3. Instruction formats: Where the actual bits go

ni, CS64, Sp18 12

#### PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	if(R[rs] >= R[rt]) PC = Label
Load Immediate	11	R[rd] = immediate
Move	move	R[rd] = R[rs]

### NOTE THE FOLLOWING:


#### 1. Pseudo-Instructions

 There are more of these, but in CS64, you are ONLY allowed to use these + la

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
Szero	0	The Constant Value 0	N.A.
Sat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

- 2. Registers and their numbers
- 3. Registers and their uses
- 4. Registers and their calling convention
  - A LOT more on that later...



#### **NOTE THE FOLLOWING:**

 This is only part of the 2<sup>nd</sup> page that you need to know

#### **DATA ALIGNMENT**

Double Word							
Word			Word				
Halfword		Half	word	Halfword Halfwo		word	
Byte Byte		Byte	Byte	Byte	Byte	Byte	Byte
0 1 2 3 4 5 6 7 Value of three least significant bits of byte address (Big Endian)							

SIZE PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)

							•
	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$	Kilo-	10 <sup>15</sup> , 2 <sup>50</sup>	Peta-	10*3	milli-	10-15	femto-
$10^6, 2^{20}$	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10 <sup>-6</sup>	micro-	10-18	atto-
$10^9, 2^{30}$	Giga-	10 <sup>21</sup> , 2 <sup>70</sup>	Zetta-	10-9	nano-	10*21	zepto-
10 <sup>12</sup> , 2 <sup>40</sup>	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10-12	pico-	10-24	yocto-

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.

### Pseudoinstructions

- These are "macros" for more specific instructions in MIPS
  - Often easier to use than not
- Example: la \$register, 32-bit memory address

This is actually 2 MIPS instructions:

```
lui $register, upper-part-of memory address
ori $register, $register, lower-part-of memory address
```

This is all due to the fact that **I-types** of instructions can only deal with SIXTEEN (16) bits of data at once and MIPS memory words are actually 32 bits.

What is **lui?** Is there an **lli?** What is **ori?** 

# Instruction Representation

Recall: A MIPS instruction has 32 bits

32 bits are divided up into 5 fields (aka the R-Type format)

•	op code	6 bits	basic c	peration
---	---------	--------	---------	----------

- rs code
   5 bits
   first register source operand
- rt code
   5 bits
   second register source operand
- rd code
   5 bits
   register destination operand
- **shamt** code 5 bits shift amount
- funct code 6 bits function code

Why did the designers allocate 5 bits for registers?

ор	rs	rt	rd	shamt	funct
6 b	5 b	5 b	5 b	5 b	6 b
31 – 26	25 – 21	20 – 16	15 – 11	10 – 6	5 – 0

### Instruction Representation in R-Type

ор	rs	rt	rd	shamt	funct
6 b	5 b	5 b	5 b	5 b	6 b
31 – 26	25 – 21	20 – 16	15 – 11	10 – 6	5 – 0

- The combination of the opcode and the funct code tell the processor what it is supposed to be doing
- Example:

rd rs rt add \$t0. \$s1. \$s2

	0.0.	T -	, , , ,	7 –	
ор	rs	rt	rd	shamt	funct
0	17	18	8	0	32

$$op = 0$$
, funct = 32

$$rs = 17$$

$$rt = 18$$

$$rd = 8$$

$$shamt = 0$$

mean "add"

means "\$s1"

means "\$s2"

means "\$t0"

means this field is unused in this instruction

A full list of codes can be found in your

MIPS Reference Card



### **Exercises**

 Using your MIPS Reference Card, write the 32 bit instruction (using the R-Type format) for the following. Express your final answer in hexadecimal.

```
-add $t3, $t2, $s0 0x01505820
addu $a0, $a3, $t0 0x00E82021
sub $t1, $t1, $t2 0x012A4822
```

<b>op</b> (6b)	<b>rs</b> (5b)	<b>rt</b> (5b)	<b>rd</b> (5b)	shamt (5b)	funct (6b)		
0	10	16	11	0	32		
000000	0 1010	1 0000	0 1011	0 0000	10 0000		
0000001010100000101100000100000							
0x01505820							

### **YOUR TO-DOs**

- Finish assignment/Lab #3
  - Assignment due on FRIDAY

Prep for Lab #4 on Monday

