MIPS Instructions

CS 64: Computer Organization and Design Logic Lecture #8

Ziad Matni Dept. of Computer Science, UCSB

Administrative

Your midterm exam is next week on Thurs. 2/15

Lecture Outline

Midterm Exam: What to Expect, How to Prep

MIPS Instruction Representations

MIDTERM IS COMING!

- Thursday, 2/15 in this classroom
- Starts at 3:30pm **SHARP**
 - Please start arriving 5-10 minutes before class
- I may ask you to change seats
- Please bring your UCSB IDs with you



- Closed book: no calculators, no phones, no computers
- Only the MIPS Reference Card is allowed
- You will write your answers on the exam sheet itself.

What's on the Midterm?? 1/2

- Data Representation
 - Convert bin \longleftrightarrow hex \longleftrightarrow decimal \longleftrightarrow bin
 - Signed and unsigned binaries
- Logic and Arithmetic
 - Binary addition, subtraction
 - Carry and Overflow
 - Bitwise AND, OR, NOT, XOR
 - General rules of AND, OR, XOR, using NOR as NOT
- All demos done in class
- Lab assignments 1, 2, 3 and 4

What's on the Midterm?? 2/2

Assembly

- Core components of a CPU
 - How instructions work
- Registers (\$t, \$s, \$a, \$v)
- Arithmetic in assembly (add, subtract, multiply, divide)
 - What's the difference between add, addi, addu, addui, etc...
- Conditionals and loops in assembly
- Conversion to and from Assembly and C/C++
- syscall and its various uses (printing output, taking input, ending program)
- .data and .text declarations
- Memory in MIPS
- Big Endian vs Little Endian
- R-type and I-type instructions
- Pseudo instructions

Midterm Study Guide

See the Class Website

MIPS Reference Card


Let's take a closer look at that card...

- Found inside front cover of your textbook
- Also found as PDF on class website

					_
CORE INSTRUCTI	ON SE				OPCODE
NAME, MNEMO	NIC	FOR- MAT			/ FUNCT (Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	-
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]	(-)	0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}
Load Byte Unsigned	1bu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	1hu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30 _{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}
Or	or	R	R[rd] = R[rs] R[rt]		0 / 25 _{hex}
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	d_{hex}
Set Less Than	slt	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$		0 / 2a _{hex}
Set Less Than Imm.	slti	I	$R[rt] = (R[rs] \le SignExtImm)$? 1	: 0(2)	a_{hex}
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b_{hex}
Set Less Than Unsig.	sltu	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$	(6)	0 / 2b _{hex}
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		0 / 00 _{hex}
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 _{hex}
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	38 _{hex}
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{hex}
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}
			-		

NOTE THE FOLLOWING:

- Instruction Format Types:
 R vs I vs J
- 2. OPCODE/FUNCT (Hex)



3. Instruction formats: Where the actual bits go

ni, CS64, Wi18 9

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	if(R[rs] >= R[rt]) PC = Label
Load Immediate	11	R[rd] = immediate
Move	move	R[rd] = R[rs]

NOTE THE FOLLOWING:


1. Pseudo-Instructions

 There are more of these, but in CS64, you are ONLY allowed to use these + la

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
Sat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

- 2. Registers and their numbers
- 3. Registers and their uses
- 4. Registers and their calling convention
 - A LOT more on that later...



NOTE THE FOLLOWING:

 This is only part of the 2nd page that you need to know

DATA ALIGNMENT

	Double Word							
Word			Word					
Halfv	vord	d Halfword		Halfword		Halfword		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	
o Valu	0 1 2 3 4 5 6 7 Value of three least significant bits of byte address (Big Endian)							

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$	Kilo-	10 ¹⁵ , 2 ⁵⁰	Peta-	10*3	milli-	10-15	femto-
$10^6, 2^{20}$	Mega-	10 ¹⁸ , 2 ⁶⁰	Exa-	10*6	micro-	10-18	atto-
$10^9, 2^{30}$	Giga-	10 ²¹ , 2 ⁷⁰	Zetta-	10-9	nano-	10*21	zepto-
10 ¹² , 2 ⁴⁰	Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10-12	pico-	10*24	yocto-

The symbol for each prefix is just its first letter, except μ is used for micro.

Pseudoinstructions

- These are "macros" for more specific instructions in MIPS
 - Often easier to use than not
- Example: la \$register, 32-bit memory address

This is actually 2 MIPS instructions:

```
lui $register, upper-part-of memory address
ori $register, $register, lower-part-of memory address
```

This is all due to the fact that **I-types** of instructions can only deal with SIXTEEN (16) bits of data at once and MIPS memory words are actually 32 bits.

What is **lui**? Is there an **lli**? What is **ori**?

Instruction Representation

Recall: A MIPS instruction has 32 bits

32 bits are divided up into 5 fields (aka the R-Type format)

•	op code	6 bits	basic operation
---	----------------	--------	-----------------

shamt code 5 bits shift amount

funct code 6 bits function code

Why did the designers allocate 5 bits for registers?

ор	rs	rt	rd	shamt	funct
6 b	5 b	5 b	5 b	5 b	6 b
31 – 26	25 – 21	20 – 16	15 – 11	10 – 6	5 – 0

Instruction Representation in R-Type

ор	rs	rt	rd	shamt	funct
6 b	5 b	5 b	5 b	5 b	6 b
31 – 26	25 – 21	20 – 16	15 – 11	10 – 6	5 – 0

 The combination of the opcode and the funct code tell the processor what it is supposed to be doing

• Example:

	ad	d \$t0	\$s1,	\$ s2	
ор	rs *-	rt	a rd	shamt	funct
0	17	18	8	0	32

A full list of codes can be found in your

MIPS Reference Card

means this field is unused in this instruction



Exercises

 Using your MIPS Reference Card, write the 32 bit instruction (using the R-Type format) for the following. Express your final answer in hexadecimal.

op (6b)	rs (5b)	rt (5b)	rd (5b)	shamt (5b)	funct (6b)		
0	10	16	11	0	32		
000000	0 1010	1 0000	0 1011	0 0000	10 0000		
0000001010100000101100000100000							
		0:	x0150582	20			

2/8/18



Instruction Representation

ор	rs	rt	rd	shamt	funct
6 b	5 b	5 b	5 b	5 b	6 b
31 – 26	25 – 21	20 – 16	15 – 11	10 – 6	5 – 0

- The R-Type format is used for many,
 but not all instructions
 - Why?
- What if you wanted an instruction to load/save from/to memory?
 - Why is this problematic with R-Type format?



A Second Type of Format...

32 bits are divided up into 4 fields (the I-Type format)

op code
 6 bits
 basic operation

rs code
 5 bits
 first register source operand

rt code
 5 bits
 second register source operand

address/immediate code

16 bits constant or memory address

Note: The I-Type format uses the *address* field to access $\pm 2^{15}$ addresses from whatever value is in the *rs* field

ор	rs	rt	address
6 b	5 b	5 b	16 b
31 – 26	25 – 21	20 – 16	15 – 0



I-Type Format

١	ор	rs	rt	address
	6 b	5 b	5 b	16 b
l	31 – 26	25 – 21	20 – 16	15 – 0

- The I-Type address field is a signed number
 - It can be positive or negative
- The addi instruction is an I-Type, example:

What is the largest, most positive,
 number you can put as an
 immediate?

Ans: 2¹⁵ - 1

CORE INSTRUCTI	ON SE	Т	Load Upper Imm.	lui	I
		FOR-	Load Word	lw	Ι
NAME, MNEMO	NIC	MAT	Nor	nor	R
Add	add	R	Or	or	R
Add Immediate	addi	I	Or Immediate	ori	I
Add Imm. Unsigned	addiu	I	Set Less Than	slt	R
Add Unsigned	addu	R	Set Less Than Imm.	slti	Ι
And	and	R	Set Less Than Imm.	sltiu	I
And Immediate	andi	Ι	Unsigned	51014	•
Drongh On Equal	la a ar	т	Set Less Than Unsig.	sltu	R
Branch On Equal	beq	I	Shift Left Logical	sll	R
Branch On Not Equal	bne	I	Shift Right Logical	srl	R
Jump	j	J	Store Byte	sb	I
Jump And Link	jal	J	Store Conditional		I
Jump Register	jr	R	Store Conditional	sc	1
Load Byte Unsigned	lbu	I	Store Halfword	sh	I
Load Halfword			Store Word	sw	I
Unsigned	lhu	I	Subtract	sub	R
Load Linked	11	I	Subtract Unsigned	subu	R

Instruction Representation in I-Type

ор	rs	rt	address
6 b	5 b	5 b	16 b
31 – 26	25 – 21	20 – 16	15 – 0

Example:

addi \$t0, \$s0, 124

ор	rs 🚛	rt	address/immediate	
8	16	8	124	

$$op = 8$$

rs = 8

rt = 16

(note 124 is in decimal)

mean "addi"

means "\$t0"

means "\$s0"

address/const = 124 is the immediate value

A full list of codes can be found in your

MIPS Reference Card

Exercises

 Using your MIPS Reference Card, write the 32 bit instruction (using the I-Type format and decimal numbers for all the fields) for the following:

2/8/18

What's -42 in 16-bit binary? +42 = 0000 0000 0010 0110 So, -42 = 1111 1111 1101 1010

ор	rs	rt	address/immediate		
8	10	11	-42		
00 1000	0 1010	0 1011	1111 1111 1101 1010		
001000010100101111111111111011010					
0x214BFFD6					

A Review of Bitwise Shifting

- Recall: you can bitwise shift a number to the LEFT or to the RIGHT
 - Shifting left: MIPS instruction s11
 - Shifting right: MIPS instruction srl and sra

- Why 2 different ones for shifting right??
 - One is called shift right *logical* and the other shift right *arithmetic*

srl vs sra

• srl replaces the "lost" MSBs with 0s

EXAMPLE:

 sra replaces the "lost" MSBs with either 0s (if number is +ve) or 1s (if number is -ve)

```
addi $t0, $zero, 12
addi $t1, $zero, -12
```

```
srl $s0, $t0, 1
sra $s1, $t0, 1
srl $s0, $t1, 1
sra $s1, $t1, 1
```

srl vs sra

- srl replaces the "lost" MSBs with 0s
- sra replaces the "lost" MSBs with either 0s (if number is +ve) or 1s (if number is -ve)

IMPLICATIONS:

- srl should NOT be used for negative numbers
- sra use for positive numbers is redundant
- When using negative numbers, use sra

YOUR TO-DOs

- Study for the midterm
- NO LAB NEXT WEEK!
- Assignment/Lab #4
 - Will post online the week after the midterm

